Product Quick Search

  * Not including RF components

ENSEMBLE® 6000 Series IOM-300 I/O Module XMC Streaming mezzanine

Product Description

The Ensemble® IOM-300 series are rugged, programmable I/O XMC modules and the industry’s first fiber-optic modules which are supported by two field-programmable gate array (FPGA) devices. The primary Altera® industrial-grade Stratix®-V FPGA is a formidable, customizable processing resource for low-latency signal processing and is supported by a second configuration-FPGA that enables in-mission, real-time image refreshes. Each of the module’s twelve channels may be programmed for data distribution with or without customization from the primary FPGA device.

The configuration-FPGA, with its own PCIe pipe, hosts Mercury’s next-generation protocol offload engine technology (POET), enabling Ensemble IOM-300 modules to receive mission and system-level changes in real-time. POET preserves existing IP with its backward compatibility with software protocols which include Interprocessor Communication System (ICS) and Message Passing Interface/Open Fabrics Enterprise Distribution (MPI/OFED).

  • Features
  • Benefits
  • Specs
  • Request Form
  • Twelve channel, front-panel access fiber I/O or eight channel copper I/O ports
  • Supporting sFPDP (VITA 17.1), 10Gb/s Ethernet, Fibre Channel and unrestricted PCIe Gen 3 data rates
  • Altera® Stratix® V FPGA with second FPGA programing and personalized security capability
  • Fast, rugged, scalable Open Systems Approach
  • Open System Architecture XMC form-factor
  • Optional high-performance VITA 61 interconnects for unrestricted bandwidth
  • Powerful Altera® Stratix®-V FPGA signal processing power
  • Second FPGA for in-mission images refreshes from on-board memory
  • POETTM enabled versatility
  • Built in personalized security capabilities

FPGA Compute node 

  • Main FPGA processor Altera® Stratix® V - 5SGXA5 or 5SGXA7 (Industrial Grade)
  • Configuration FPGA (PCIe Gen 2.1 interface)



  • Capacity 5 GB - Bandwidth ~32 GB/s (peak aggregate)


Flash memory 

  • Capacity 128 MB (typically 3–4 bit stream images)


PCIe ports to host processor 

  • Gen 2 x8 or Gen 3 x8


Fiber links (front-panel, optional) 

  • Up to 12 pairs at 10 Gb/s each, full-duplex 850 nm multi-mode fiber (~range 150m)


  • Front-panel connectors LC, MTP or pig-tail
  • Number of channels 4, 8 or 12 fiber pairs at 3.125Gb/s and 5Gb/s
  • 62.5 or 50μm multi-mode fiber
  • TX, RX or both


XMC P16 Ports 

  • 8 SERDES at up to 10Gb/s – allows for rear transition or remote fiber use (among other uses)
  • 12+19 LVDS pairs (various speeds, 19 LVDS pairs separable to single ended)



  • XMC (6.5” x 2.9”)
  • VITA 65 (OpenVPX)
  • VITA 46.0, 46.3, 46.4, 46.6,
  • 46.7, 46.9, 46.11 (VPX)
  • VITA 48.0, 48.1, 48.2 (REDI)
  • VITA 61 (optional – High-speed XMC interconnect)
  • VITA 17.1 (sFPDP)
  • PCIe