

# Cobalt 78670

4-channel 1.25 GHz D/A with DUC  
PCIe board with Virtex-6 FPGA

## Complete radar and software radio interface solution

- Radar and software radio transmitter
- Communications transmitter
- Electronic Warfare transponder
- Waveform signal generator
- Sensor interfaces



**The 78670 is a 4-channel, high-speed data converter, suitable for connection to HF or IF ports of a communications or radar system.** Its built-in data playback features offer an ideal turnkey solution for demanding transmit applications.


The 78670 data playback features offer an ideal turnkey solution for demanding transmit applications.

### FEATURES

- Supports Xilinx® Virtex®-6 LXT and SXT FPGA
- Four 1.25 GHz 16-bit D/As
- Four DUCs (digital upconverters)
- Programmable output levels
- 250 MHz max. output bandwidth
- 2 GB of DDR3 SDRAM
- Sample clock synchronization to an external system reference
- Dual-μSync clock/sync bus for multiboard synchronization
- PCI Express (Gen. 1 & 2) interface up to x8
- Optional user-configurable gigabit serial interface
- Optional LVDS connections to the FPGA for custom I/O

## 78670 BLOCK DIAGRAM

Click on a block for more information.



## THE COBALT ARCHITECTURE

Each member of the Cobalt family is delivered with factory-installed applications ideally matched to the board's analog interfaces. The 78670 factory-installed functions include four D/A waveform playback IP modules, to support waveform generation through the D/A converters. IP modules for DDR3 SDRAM memories, a controller for all data clocking and synchronization functions, a test signal generator, and a PCIe interface complete the factory-installed functions and enable the 78670 to operate as a complete turnkey solution, without the need to develop any FPGA IP.

## XILINX VIRTEX-6 FPGA

The Virtex-6 FPGA site can be populated with a variety of different FPGAs to match the specific requirements of the processing task. Supported FPGAs include: LX130T, LX240T, or SX315T. The SXT part features 1344 DSP48E slices and is ideal for modulation/demodulation, encoding/decoding, encryption/decryption, and channelization of the signals between transmission and reception. For applications not requiring large DSP resources, one of the lower-cost LXT FPGAs can be installed.

## DIGITAL UPCONVERTER AND D/A STAGE

Two Texas Instruments DAC3484s provide four DUC (digital upconverter) and D/A channels. Each channel accepts a baseband real or complex data stream from the FPGA and provides that input to the upconvert, interpolate and D/A stage.

When operating as a DUC, it interpolates and translates real or complex baseband input signals to a user selectable IF center frequency. It delivers real or quadrature (I+Q) analog outputs to a 16-bit D/A converter. If translation is disabled, each D/A acts as an interpolating 16-bit D/A with output sampling rates up to 1.25 GHz. In both modes, the D/A provides interpolation factors of 2x, 4x, 8x and 16x. Analog output is through four front panel SSMC connectors.

## D/A WAVEFORM PLAYBACK IP MODULE

The Model 78670 factory-installed functions include a sophisticated D/A Waveform Playback IP module. Four linked list controllers support waveform generation to the four D/As from tables stored in either on-board memory or off-board host memory.

Data for Channel 1 and Channel 2 are interleaved for delivery to a dual channel D/A device. For this reason, they must share a common trigger/gate, sample rate, interpolation factor, and other parameters. The same rules apply to Channels 3 and 4. Parameters including length of waveform, waveform repetition, etc. can be programmed for each channel. Up to 64 individual link

entries for each D/A channel can be chained together to create complex waveforms with a minimum of programming.

## CLOCKING AND SYNCHRONIZATION

An internal timing bus provides all required D/A clocking. The bus includes a clock, sync and a gate or trigger signal. An on-board clock generator receives a sample clock either from the front panel SSMC connector or from an on-board programmable VCXO (Voltage-Controlled Crystal Oscillator). In this latter mode, the front panel SSMC connector can be used to provide a 10 MHz reference clock to phase-lock the VCXO. Either clock source (front panel or VCXO) can be used directly or can be divided by 2, 4, 8, or 16 to provide lower frequency D/A clocks.

A pair of front panel  $\mu$ Sync connectors allows multiple modules to be synchronized. They accept CML inputs that drive the board's sync and trigger/gate signals. The Mercury model 9192 Cobalt Synchronizer can drive multiple 78670  $\mu$ Sync connectors enabling large, multichannel synchronous configurations.

## MEMORY RESOURCES

The 78670 architecture supports four independent memory banks of DDR3 SDRAM. Each bank is 512 MB deep and is an integral part of the module's DMA and waveform playback capabilities. Waveform tables can be loaded into the memories with playback managed by the linked list controllers. In addition to the factory-installed functions, custom user-installed IP within the FPGA can take advantage of memory for many purposes.

## PCI EXPRESS INTERFACE

The Model 78670 includes an industry-standard interface fully compliant with PCI Express Gen. 1 & 2 bus specifications. The x8 lane interface includes multiple DMA controllers for efficient transfers to and from the board.

## READYFLOW

Mercury provides ReadyFlow<sup>®</sup> BSPs (Board Support Packages) for all Cobalt, Onyx, and Flexor products. Available for both Linux and Windows, these packages:

- Provide a path for quick start-up through application completion
- Allow programming at high, intermediate and low levels to meet various needs
- Are illustrated with numerous examples
- Include complete documentation and definitions of all functions
- Include library and example source code.

ReadyFlow BSPs contain C-language examples that can be used to demonstrate the capabilities of Cobalt, Onyx, and Flexor products. These programming examples will help you get an immediate start on writing your own application. They provide sample code that is known to work, giving you a means of verifying that your board set is operational.

## COMMAND LINE INTERFACE

The Command Line Interface provides access to pre-compiled executable examples that operate the hardware right out of the box, without the need to write any code. Board-specific hardware

operating arguments can be entered in the command line to control parameters: number of channels to enable, sample clock frequency, data transfer size, reference clock frequency, reference clock source, etc.

The Command Line Interface can be used to call an example application from within a larger user application to control the hardware, and parameter arguments are passed to the application for execution. Functions that control data acquisition automatically save captured data to a pre-named host file or are routed to the Signal Analyzer example function for display.

## SIGNAL ANALYZER

When used with the Command Line Interface, the Signal Analyzer allows users to immediately start acquiring and displaying A/D data. A full-featured analysis tool, the Signal Analyzer displays data in time and frequency domains. Built-in measurement functions display 2nd and 3rd harmonics, THD, and SINAD. Interactive cursors allow users to mark data points and instantly calculate amplitude and frequency of displayed signals.



## GATEFLOW


The GateFlow<sup>®</sup> FPGA Design Kit (FDK) allows the user to modify, replace and extend the standard installed functions in the FPGA to incorporate special modes of operation, new control structures, and specialized signal-processing algorithms.

The Cobalt (Virtex-6), Onyx (Virtex-7), and Flexor (Virtex-7) architectures configure the FPGA with standard factory-supplied interfaces including memory controllers, DMA engines, A/D and D/A interfaces, timing and synchronization structures, triggering and gating logic, time stamping and header tagging, data formatting engines, and the PCIe interface. These resources are connected to the User Application Container using well-defined ports that present easy-to-use data and control signals, effectively abstracting the lower-level details of the hardware.

## The User Application Container


Shown below is the FPGA block diagram of a typical Cobalt, Onyx or Flexor module. The User Application Container holds a collection of different installed IP modules connected to the various interfaces through the standard ports surrounding the container. The specific IP modules for each product are described in further detail in the datasheet of that product.

The GateFlow FDK provides a complete Xilinx's ISE or Vivado project folder containing all the files necessary for the FPGA developer to recompile the entire project with or without any required changes. VHDL source code for each IP module provides excellent examples of how the IP modules work, how they might be modified, and how they might be replaced with custom IP to implement a specific function.



## FRONT PANEL CONNECTIONS

The XMC front panel includes six SSMC coaxial connectors, and two 19-pin  $\mu$ Sync connectors for input/output of timing and analog signals. The front panel also includes eight LEDs.



- **Sync Bus Connector:** The 19-pin Sync Bus front panel connectors labeled **SYNC A** and **SYNC B**, provides sync and gate inputs for DAC timing control. The **SYNC A** connector includes an external 2.5V CML sync clock input.
- **USR LED:** The green **USR** LED is for user applications.
- **Link LED:** The green **LNK** LED blinks when a valid link has been established over the PCIe interface.
- **Over Temperature LED:** The red **TMP** LED illuminates when an over-temperature or over-voltage condition is indicated by any of the temperature/voltage sensors on the PCB.
- **Clock Input Connector:** One SSMC coaxial connector, labeled **CLK IN** for the input of an external sample or reference clock.
- **Clock LED:** The green **CLK IN** LED illuminates when a valid sample clock signal is detected. If the LED is not illuminated, no clock has been detected and no data from

the input stream can be processed.

- **Trigger Input Connector:** The front panel has one SSMC coaxial connector, labeled **TRG**, for input of an external gate or trigger TTL signal.
- **Analog Output Connectors:** Four SSMC coaxial connector, labeled **OUT 1**, **2**, **3**, and **OUT 4** for analog signal outputs, one for each DAC3484 output.
- **DAC Underrun LEDs:** There are two red **UR** underrun LEDs, one for each DAC3484 device. The **UR** LED next to **OUT 2** is for DAC3484 A; the **UR** LED next to **OUT 4** is for DAC3484 B. Each LED illuminates when the associated DAC Channel FIFO is out of data.
- **DAC Alarm LEDs:** The two red **ALM** alarms are for each DAC3484 device. The **ALM** LED next to **OUT 1** is for DAC3484 A; the **ALM** LED next to **OUT 3** is for DAC3484 B. Each LED illuminates when the associated DAC3484 Alarm output is active.

## SPECIFICATIONS

### D/A Converters

Type: Texas Instruments DAC3484

Input Data Rate: 312.5 MHz max.

Output Bandwidth: 250 MHz max.

Output Sampling Rate: 1.25 GHz max. with interpolation

Interpolation: 2x, 4x, 8x or 16x

Resolution: 16 bits

### Front Panel Analog Signal Outputs

Quantity: Four D/A outputs

Output Type: Transformer-coupled, front panel female SSMC connectors

Full Scale Output: Programmable from -20 dBm (0.063 Vp-p) to +4 dBm (1.0 Vp-p) in 16 steps

Full Scale Output Programming:  $1.0x (G+1)/16$  Vp-p, where 4-bit integer  $G = 0$  to 15

### Clock Synthesizer

Clock Source: Selectable from on-board programmable VCXO or front panel external clock

VCXO Frequency Ranges: 10 to 945 MHz, 970 to 1134 MHz and 1213 to 1417 MHz

Synchronization: VCXO can be phase-locked to an external 4 to 200 MHz system reference, typically 10 MHz

Clock Dividers: External clock or VCXO can be divided by 1, 2, 4, 8, or 16 for the D/A clock

### External Clock

Type: Front panel female SSMC connector, sine wave, 0 to +10 dBm, AC-coupled, 50 ohms, accepts 10 to 500 MHz sample clock or 5 or 10 MHz system reference

### External Trigger Input

Type: Front panel female SSMC connector

Function: Programmable functions include: trigger, gate, sync and PPS

### Timing Bus

19-pin  $\mu$ Sync bus connector includes sync and gate/trigger inputs, CML

### Field Programmable Gate Array

- Standard: Xilinx Virtex-6 XC6VLX130T-2
- Optional: Xilinx Virtex-6 XC6VLX240T-2 or XC6VSX315T-2



**Custom I/O**

- Option -104: Connects 20 pairs of LVDS signals from the FPGA on PMC P14 to a 68-pin DIL ribbon-cable header on the PCIe board for custom I/O.
- Option -105: Connects two 4X gigabit serial links from the FPGA on XMC P16 to two 4X gigabit serial connectors along the top edge of the PCIe board

**Memory**

Four 512 MB DDR3 SDRAM memory banks, 400 MHz DDR

**PCI-Express Interface**

PCI Express Bus: Gen. 1 or Gen 2: x4 or x8

**Environmental**

Standard: L0 (air-cooled)

- Operating Temp: 0° to 50° C
- Storage Temp: -20° to 90° C
- Relative Humidity: 0 to 95%, non-condensing

Option -702: L2 (air-cooled)

- Operating Temp: -20° to 65° C
- Storage Temp: -40° to 100° C
- Relative Humidity: 0 to 95%, non-condensing

**Physical**

Dimensions: Half-length PCIe card, 4.38 in. x 7.13 in.

- Depth: 181.0 mm (7.13 in.)
- Height: 111 mm (4.38 in.)

Weight

- PCIe Carrier: 110 grams (3.9 oz)
- XMC Module: Approximately 14 oz. (400 grams)

**ORDERING INFORMATION**

Model	Description
78664	4-Channel 200 MHz A/D with DDCs and Virtex-6 FPGA - XMC

Options	Description
-062	XC6VLX240T FPGA
-064	XC6VSX315T FPGA
-104	LVDS FPGA I/O through 68-pin ribbon cable connector
-150	Two 8 MB QDRII+ SRAM Memory Banks (Banks 1 and 2)
-155	Two 512 MB DDR3 SDRAM Memory Banks (Banks 1 and 2)
-160	Two 8 MB QDRII+ SRAM Memory Banks (Banks 3 and 4)
-165	Two 512 MB DDR3 SDRAM Memory Banks (Banks 3 and 4)
-702	Air-cooled, Level 2
Contact Mercury for compatible option combinations.	

**ACCESSORY PRODUCTS**

Model	Description
2171	Cable Kit: SSMC to SMA
7892	High-Speed Synchronizer and Distribution Board
9192	Rackmount High-Speed System Synchronizer

## FORM FACTORS

Cobalt products are available in standard form factors including 3U VPX, 6U VPX, PCIe, and XMC. The Cobalt Model 71670 XMC (4-channel 1.25 GHz D/A with DUC, Virtex-6 FPGA) has the following variants:

Model	
52670	3U VPX board (single XMC)
57670	6U VPX board (single XMC)
58670	6U VPX board (dual XMC)
71670	XMC module
78670	PCIe board (single XMC)

## DEVELOPMENT SYSTEMS

Mercury offers development systems for Cobalt products. They come with all pre-tested software and hardware ready for immediate operation. These systems are intended to save engineers and system integrators the time and expense associated with building and testing a development system that ensures optimum performance of Cobalt boards. Please [contact Mercury](#) to configure a system that matches your requirements.



## Corporate Headquarters

50 Minuteman Road  
Andover, MA 01810 USA  
**+1 978.967.1401** tel  
**+1 866.627.6951** tel  
**+1 978.256.3599** fax

## International Headquarters

## Mercury International

Avenue Eugène-Lance, 38  
PO Box 584  
CH-1212 Grand-Lancy 1  
Geneva, Switzerland  
**+41 22 884 5100** tel

## Learn more

Visit: [mercy.com/go/MP78670](https://mercy.com/go/MP78670)

For technical details, contact:  
[mercy.com/go/CF78670](https://mercy.com/go/CF78670)



The Mercury Systems logo is a registered trademark of Mercury Systems, Inc. Other marks used herein may be trademarks or registered trademarks of their respective holders. Mercury products identified in this document conform with the specifications and standards described herein. Conformance to any such standards is based solely on Mercury's internal processes and methods. The information contained in this document is subject to change at any time without notice.

