mercury

Jade 57821/58821

3- or 6-channel 200 MHz A/D with DDC
2- or 4-channel 800 MHz D/A with DUC
6U VPX boards with Kintex UltraScale FPGA

Complete radar and software radio interface solution

- Radar and communication receiver and transmitter
- Electronic Warfare transponder
- Waveform signal generator
- Wideband data acquisition
- Remote monitoring
- Sensor interfaces



These models consist of one or two Jade® 71821 XMC modules mounted on a VPX carrier board. The 57821 is a 6U board with one 71821 module while the 58821 is a 6U board with two XMC modules rather than one.

They include three or six A/Ds, complete multiboard clock and sync sections, large DDR4 memory, three or six DDCs, one or two DUCs and two or four D/As. In addition to supporting PCI Express Gen. 3 as a native interface, these models include optional high-bandwidth connections to the Kintex UltraScale FPGAs for custom digital I/O.


FEATURES

- Exceptional dynamic range and analog signal integrity
- Xilinx[®] Kintex[®] UltraScale[™] FPGA
- Three or six 200 MHz 16-bit A/Ds
- Three or six multiband DDCs (digital downconverters)
- One or two DUCs (digital upconverters)
- Two or four 800 MHz 16-bit D/As
- 5 or 10 GB of DDR4 SDRAM
- Programmable frequency synthesized sample clock generators

- Sample clock synchronization to an an external reference
- Powerful DMA controllers for moving data
- PCI Express interface (Gen. 1, 2 & 3) up to x8
- Multichannel, multiboard synchronization with clock/sync bus
- Optional clock/sync generator for multiboard systems
- Optional LVDS ports and gigabit serial connections for custom FPGA I/O
- Compatible with several VITA standards including: VITA-46, VITA-48 and VITA-65


57821 BLOCK DIAGRAM

Click on a block for more information.



58821 BLOCK DIAGRAM

Block diagram shows half of the 58821. All resources are actually double of what is shown except for the PCIe-to-PCIe Switch and provides 24 LVDS pairs from the 2nd FPGA to VPX-P5.



THE JADE ARCHITECTURE

Evolved from the proven designs of Mercury's Cobalt[®] and Onyx[®] families, Jade[®] raises the processing performance while lowering the overall power requirements by building on the Xilinx family of Kintex UltraScale FPGAs. As the central feature of the board architecture, the FPGA has access to all data and control paths, enabling factory-installed functions as well as providing an ideal platform for user-created intellectual property (IP).

Each member of the Jade family is delivered with factoryinstalled applications ideally matched to the board's analog interfaces.

The factory-installed functions for these models include three or six A/D acquisition and one or two waveform playback IP modules for simplifying data capture and playback, and data transfer between the board and a host computer.

Additional IP includes: three or six powerful, programmable DDC IP cores; IP modules for DDR4 SDRAM memory; controllers for all data clocking and synchronization functions; test signal generators; programmable interpolators, and a PCIe interface. These complete the factory-installed functions and enable these models to operate as complete turnkey solutions for many applications, thereby saving the cost and time of custom IP development.

XILINX KINTEX ULTRASCALE FPGAS

Depending on the requirements of the processing task, the Kintex Ultrascale can be selected from a range of FPGAs: KU035 through KU115. The KU115 features 5520 DSP48E2 slices and is ideal for modulation/demodulation, encoding/decoding, encryption/ decryption, and channelization of the signals between transmission and reception. For applications not requiring large DSP resources or logic, a lower-cost FPGA can be installed.

A/D CONVERTER STAGE

The board's analog interface accepts three or six analog HF or IF inputs on front panel SSMC connectors with transformercoupling into Texas Instruments ADS5485 200 MHz, 16-bit A/D converters.

The digital outputs are delivered into the Kintex FPGA for signal processing, data capture and for routing to other board resources.

A/D ACQUISITION IP MODULES

These models feature three or six A/D Acquisition IP Modules for easily capturing and receiving data from the A/Ds. Each

module can receive data from A/Ds, or the test signal generators.

Each acquisition module has a DMA engine for easily moving A/D data through the PCIe interface.

These powerful linked-list DMA engines are capable of a unique Acquisition Gate Driven mode. In this mode, the length of a transfer performed by a link definition need not be known prior to data acquisition; rather, it is governed by the length of the acquisition gate. This is extremely useful in applications where an external gate drives acquisition and the exact length of that gate is not known or is likely to vary.

For each transfer, the DMA engine can automatically construct metadata packets containing A/D channel ID, a sampleaccurate time stamp and data length information. These actions simplify the host processor's job of identifying and executing on the data.

DDC IP CORES

Within each A/D Acquisition IP Module is a powerful DDC IP core. Because of the flexible input routing of the A/D Acquisition IP Modules, many different configurations can be achieved, including one A/D driving all DDCs or each of the A/Ds driving its own DDC.

Each DDC has an independent 32-bit tuning frequency setting that ranges from DC to $f_{\rm s}$, where $f_{\rm s}$ is the A/D sampling frequency. Each DDC can have its own unique decimation setting, supporting as many as three different output bandwidths for the board. Decimations can be programmed from 2 to 32,768, providing a wide range to satisfy most applications.

The decimating filter for each DDC accepts a unique set of user-supplied 18-bit coefficients. The 80% default filters deliver an output bandwidth of $0.8^*f_{\rm s}/N$, where N is the decimation setting. The rejection of adjacent-band components within the 80% output bandwidth is better than 100 dB. Each DDC delivers a complex output stream consisting of 24-bit I + 24-bit Q or16-bit I +16-bit Q samples at a rate of $f_{\rm s}/N$.

D/A WAVEFORM PLAYBACK IP MODULE

The factory-installed functions in these models include one or two sophisticated D/A Waveform Playback IP modules. A linked-list controller allows users to easily play back to the D/As waveforms stored in either on-board memory or off- board host memory. Parameters including length of waveform, delay from playback trigger, waveform repetition rate etc. can be programmed for each waveform.

Up to 64 individual link entries can be chained together to create complex waveforms with a minimum of programming.

DIGITAL UPCONVERTER AND D/A STAGE

A Texas Instruments DAC5688 DUC (digital upconverter) and D/A accepts a baseband real or complex data stream from the FPGA and provides that input to the upconvert, interpolate, and dual D/A stages. When operating as a DUC, it interpolates and translates real or complex baseband input signals to any IF center frequency from DC to the sample rate. It delivers real or quadrature (I+Q) analog outputs to the dual 16-bit D/A converter. Analog output is through a pair of transformer coupled front panel SSMC connectors.

If translation is disabled, the DAC5688 acts as a dual interpolating 16-bit D/A with output sampling rates up to 800 MHz. In both modes, the DAC5688 provides interpolation factors of 2x, 4x and 8x. In addition to the DAC5688, an FPGA-based interpolator core provides additional interpolation from 2x to 32,768x. The two interpolators can be combined to create a total range from 2x to 262,144x.

CLOCKING AND SYNCHRONIZATION

Two internal timing buses provide either a single clock or two different clock rates to the A/D and D/A signal paths.

Each timing bus includes a clock, sync and a gate or trigger signal. An on-board clock generator receives an external sample clock from the front panel SSMC connector. This clock can be used directly for either the A/D or D/A sections or can be divided by a built-in clock synthesizer circuit to provide different A/D and D/A clocks. In an alternate mode, the sample clock can be sourced from an on-board programmable VCXO (Voltage-Controlled Crystal Oscillator). In this mode, the front panel SSMC connector can be used to provide a 10 MHz reference clock for synchronizing the internal oscillator.

The front panel 26-pin LVPECL Clock/Sync connectors allow multiple boards to be synchronized. In the slave mode, it accepts LVPECL inputs that drive the clock, sync and gate signals. In the master mode, the LVPECL bus can drive the timing signals for synchronizing multiple boards.

MEMORY RESOURCES

The architecture of these models supports 5 or 10 GB banks of DDR4 SDRAM memory. User-installed IP along with the Mercury-supplied DDR4 controller core within the FPGA can take advantage of the memory for custom applications.

PCI EXPRESS INTERFACE

These models include an industry-standard interface fully compliant with PCI Express Gen. 1, 2 and 3 bus specifications. Supporting PCIe links up to x8, the interface includes multiple DMA controllers for efficient transfers to and from the board.

6U VPX INTERFACE

The 57821 and 58821 comply with the VITA 65.0 6U VPX specification. In addition to supporting PCIe Gen. 3, x8 on the VPX P1 connector, option -105 on the 57821 adds 4 more gigabit serial lanes connected directly to the FPGA for supporting user-installed protocols. Option -105 on the 58821 adds 4 gigabit serial lanes from each of the FPGAs to the P1 connector. 4 additional are connected between the FPGAs, providing a dedicated path for high speed communication.

Option -104 on the 57821 provides 24 pairs of LVDS connections between the FPGA and the VPX P3 connector for custom I/O. On the 58821, option -104 provides an additional 24 LVDS pairs from the second FPGA to VPX P5.


See Specifications for the OpenVPX Profile.

NAVIGATOR DESIGN SUITE

For applications that require specialized functions, the Navigator Design Suite allows customers to fully utilize the processing power of the FPGA. It includes an FPGA design kit for integrating custom IP into the factory-shipped design, and a board support package for creating host applications for control of all hardware and FPGA IP-based functions.


The **Navigator FPGA Design Kit (FDK)** for the Xilinx[®] Vivado[®] Design Suite includes the complete Vivado project folder for each Jade product with all design files for the factory-installed FPGA IP. Vivado's IP Integrator is a graphical design entry tool that visually presents the complete block diagram of all IP blocks so the developer can access every component of the Jade design. Developers can quickly import, delete, and modify IP blocks and change interconnection paths using simple mouse operations. Navigator FDK includes an IP core library of more than 100 functions representing a wealth of resources for DSP, data formatting, timing, and streaming operations, all based on the powerful AXI4 standard. multilevel documentation for each IP core is a mouse click away, and fully consistent with Xilinx IP cores.

The **Navigator Board Support Package (BSP)** provides software support for Jade boards. It enables operational control of all hardware functions on the board and IP functions in the FPGA. The BSP structure is designed to complement the functions of the FDK by maintaining a one-to-one relationship between FDK and BSP components. For each IP block found in the FDK library, a matching software module can be found in the BSP. This organization simplifies the creation and editing of software to support new IP functions and modifications to existing IP cores.




Navigator IP FPGA Design viewed in IP Integrator

NAVIGATOR BOARD SUPPORT PACKAGE




Because all Jade boards are shipped with a full suite of built-in IP functions and numerous software examples, new applications can be developed by building on the provided software examples or built entirely new with the BSP extensive libraries. All BSP libraries are provided as C-language source for full access and code transparency.


NAVIGATOR FPGA DESIGN KIT




The Navigator BSP includes the **Signal Viewer**, a full-featured analysis tool, that displays data in time and frequency domains. Built-in measurement functions display 2nd and 3rd harmonics, THD (total harmonic distortion), and SINAD (signal to noise and distortion). Interactive cursors allow users to mark data points and instantly calculate amplitude and frequency of displayed signals. With the Signal Viewer users can install the Jade board and Navigator BSP and start viewing analog signals immediately.




A/D PERFORMANCE




 f_{in} = 70 MHz, f_s = 200 MHz, Internal Clock












 f_{in} Ch2 = 70 MHz, f_s = 200 MHz, Ch 1 shown











Input Frequency Response





 $f_s = 200 \text{ MHz}$, Internal Clock


Two-Tone SFDR

D/A PERFORMANCE










mercury

FRONT PANEL CONNECTIONS

The front panel includes six SSMC coaxial connectors and a 26-pin Sync Bus connector for input/output of timing and analog signals. The front panel also includes ten LEDs. The 57821 connections are shown and the 58821 doubles all connections.



Sync Bus

Connector: The 26pin front panel connector, labeled **SYNC/GATE**, provides clock, sync,

and gate input/output pins for the LVPECL Sync Bus.

Link LED: The green LNK LED blinks when a valid link has been established over the PCIe interface.

User LED: The green **USR** LED is for user applications.

Master LED: The yellow MAS LED illuminates when this Model is the Sync Bus Master. When only a single model is used, it must be a Master.

PPS LED: The green

PPS LED illuminates when a valid PPS signal is detected. The LED will blink at the rate of the PPS signal.

- **Over Temperature LED:** The red TMP LED illuminates when an overtemperature or over-voltage condition is indicated by any of the temperature/voltage sensors on the Model's PCB.
- **Clock LED:** The green **CLK** LED illuminates when a valid sample clock signal is detected. If the LED is not

illuminated, no clock has been detected and no data from the input stream can be processed.

- Clock Input Connector: One SSMC coaxial connector, labeled CLK, for input of an external sample clock.
- Analog Output Connectors: Two SSMC coaxial connectors, labeled OUT 1 and 2: one for each DAC5688 output.
- D/A Underrun LED: There is one red UR (underrun) LED for the D/A output. This LED illuminates when the DAC5688 FIFO is out of data.
- Analog Input Connectors: Three SSMC coaxial connectors, labeled IN
 1, IN 2, and IN 3: one for each ADS5485 input channel.
- A/D Overload LEDs: There are three red OV (overload) LEDs: one for each A/D input. Each LED indicates either an analog input overload in the associated ADS5485, or an A/D FIFO overrun.

SPECIFICATIONS

57821: 3 A/Ds; 58821: 6 A/Ds

Front Panel Analog Signal Inputs (3 or 6)

Input Type: Transformer-coupled, front panel female SSMC connectors Transformer Type: Coil Craft WBC4-

6TLB Full Scale Input: +8 dBm into 50 ohms

3 dB Passband: 300 kHz to 700 MHz

A/D Converters (3 or 6)

Type: Texas Instruments ADS5485 Sampling Rate: 10 MHz to 200 MHz Resolution: 16 bits

Digital Downconverters (3 or 6)

Decimation Range: 2x to 32,768x in three stages of 2x to 32x

LO Tuning Freq. Resolution: 32 bits, 0 to f_s LO SFDR: >108 dB Phase Offset Resolution: 32 bits, 0 to 360 degrees

FIR Filter: 18-bit coefficients, 24-bit output, with user-programmable coefficients

Default Filter Set: 80% bandwidth, <0.3 dB passband ripple, >100 dB stopband attenuation

57821: 1 D/A; 58821: 2 D/As

D/A Converters (1 or 2)

Type: Texas Instruments DAC5688

Input Data Rate: 250 MHz max.

Output IF: DC to 400 MHz max.

Output Signal: 2-channel real or 1channel with frequency translation

Output Sampling Rate: 800 MHz max. with 2x, 4x or 8x interpolation

Resolution: 16 bits

Digital Interpolator Core (1 or 2)

Interpolation Range: 2x to 32,768x in three stages of 2x to 32x

Total Interpolation Range (D/A and Interpolator Core Combined)

2x to 262,144x

Front Panel Analog Signal Outputs (2 or 4)

Output Type: Transformer-coupled, front panel female SSMC connectors

Transformer Type: Coil Craft WBC4-6TLB

Full Scale Output: +4 dBm into 50 ohms

3 dB Passband: 300 kHz to 700 MHz

Sample Clock Sources (1 or 2)

On-board clock synthesizer generates two clocks: one A/D clock and one D/A clock

Clock Synthesizer (1 or 2)

Clock Source: Selectable from onboard programmable VCXO (10 to 810 MHz), front panel external clock or LVPECL timing bus

Synchronization: VCXO can be locked to an external 4 to 180 MHz PLL system reference, typically 10 MHz Clock Dividers: External clock or VCXO can be divided by 1, 2, 3, 4, 6, 8, or 16, independently for the A/D and D/A clock

External Clock (1 or 2)

Type: Front panel female SSMC connector, sine wave, 0 to +10 dBm, AC-coupled, 50 ohms, accepts 10 to 800 MHz divider input clock or PLL system reference

Timing Bus (1 or 2)

26-pin connector LVPECL bus includes clock/sync/gate/PPS inputs and outputs; TTL signal for gate/trigger and sync/PPS inputs

Field Programmable Gate Array (1 or 2)

Standard: Xilinx Kintex UltraScale XCKU035-2

Option -084: Xilinx Kintex UltraScale XCKU060-2

Option -087: Xilinx Kintex UltraScale XCKU115-2

Custom I/O

Option -104: provides 24 pairs of LVDS connections between the FPGA and the VPX P3 connector, the 57821; provides 48 pairs of LVDS connections between the FPGA and the VPX P3 and P5 connectors, the 57821

Option -105: provides one 4X gigabit serial connection between the FPGA and the VPX P2 connector, the 57821; provides two 4X gigabit serial connections between the FPGAs and the VPX P2 connector and a 4X gigabit serial connection between FPGAs, the 58821

Memory (1 or 2)

Type: DDR4 SDRAM

Size: 5 GB

Speed: 1200 MHz (2400 MHz DDR)


PCI-Express Interface

PCI Express Bus: Gen. 1, 2 or 3: x4 or x8

OpenVPX Profile

The 57821 and 58821 follow this OpenVPX profile.

SLT6-PAY-4F102U2T-10.2.1



Notes: * 3rd and 4th Fat Pipes are not connected ** Pairs 9 through 16 and 25 through 32 are not connected *** Control Planes are not connected

Environmental

Standard: L0 (air-cooled)

- Operating Temp: 0° to 50° C
- Storage Temp: -20° to 90° C
- Relative Humidity: 0 to 95%, noncondensing

Option -702: L2 (air-cooled)

- Operating Temp: -20° to 65° C
- Storage Temp: -40° to 100° C
- Relative Humidity: 0 to 95%, noncondensing

Option -763: L3 (conduction-cooled)

- Operating Temp: -40° to 70° C
- Storage Temp: -50° to 100° C
- Relative Humidity: 0 to 95%, noncondensing

Physical

Dimensions: 6U VPX board

- Depth: 170.60 mm (6.717 in)
- Height: 233.35 mm (9.187 in)

mercury

Weight: Approximately 14 oz (400 grams)

ORDERING INFORMATION

Model	Description
57821	3-channel 200 MHz A/D with DDCs, 2-channel 800 MHz D/A with DUC and Kintex UltraScale FPGA - 6U VPX
58821	6-channel 200 MHz A/D with DDCs, 4-channel 800 MHz D/A with DUCs and Kintex UltraScale FPGAs - 6U VPX

Options:		
-084	XCKU060-2 FPGA	
-087	XCKU115-2 FPGA	
-104	LVDS FPGA I/O	
-105	Gigabit serial FPGA I/O	
-702	Air-cooled, Level 2	
-763	Conduction-cooled, Level 3	

Contact Mercury for compatible option combinations and complete specifications of rugged and conduction-cooled versions. Options may change, so be sure to contact Mercury for the latest information.

ACCESSORY PRODUCTS

Model	Description
2171	Cable Kit: SSMC to SMA

DEVELOPMENT SYSTEMS

Mercury offers development systems for Jade products. They come with all pre-tested software and hardware ready for immediate operation. These systems are intended to save engineers and system integrators the time and expense associated with building and testing a development system that ensures optimum performance of Jade boards. Please contact Mercury to configure a system that matches your requirements.

FORM FACTORS

Jade products are available in standard form factors including 3U VPX, 6U VPX, PCIe, and XMC. The Jade Model 71821 XMC (3-Channel 200 MHz A/D with DDC and 2-Channel 800 MHz D/A with DUC, Kintex UltraScale FPGA) has the following variants:

Model	
52821	3U VPX board (single XMC)
54821	3U VPX board (single XMC with optical/backplane RF)
57821	6U VPX board (single XMC)
58821	6U VPX board (dual XMC)
71821	XMC module
78821	PCIe board (single XMC)

mercury

Corporate Headquarters

50 Minuteman Road Andover, MA 01810 USA +1 978.967.1401 tel +1 866.627.6951 tel +1 978.256.3599 fax

International Headquarters Mercury International

Avenue Eugène-Lance, 38 PO Box 584 CH-1212 Grand-Lancy 1 Geneva, Switzerland +41 22 884 5100 tel

Learn more

Visit: mrcy.com/go/MP57821

For technical details, contact: mrcy.com/go/CF57821



The Mercury Systems logo is a registered trademark of Mercury Systems, Inc. Other marks used herein may be trademarks or registered trademarks of their respective holders. Mercury products identified in this document conform with the specifications and standards described herein. Conformance to any such standards is based solely on Mercury's internal processes and methods. The information contained in this document is subject to change at any time without notice.



© 2023 Mercury Systems, Inc. 1-0-060723-DS-J57821/58821