


EnsembleSeries™ LDS3517

3U OpenVPX SBC powered by Xeon D processor with FPGA co-processing

- Intel® Xeon® D family server-class processor with Xilinx® UltraScale™ FPGA co-processor
- Gen 3 PCIe XMC card support
- PCIe data and expansion plane for high speed I/O or module interconnect
- Dual 10 Gb/s Ethernet control plane interfaces
- Mezzanine site
- Optional MOTS+ rugged packaging for extreme environmental protection



The EnsembleSeries™ LDS3517 blade combines Intel's Xeon D family of server-class processors with Xilinx's UltraScale family of FPGA devices in the flexible 3U OpenVPX form factor. This dense union of best available commercial-item general processing and FPGA resources produces a highly versatile, affordable and interoperable building block for embedded, high-performance compute applications required to support a wide variety of mission capabilities. When paired with the I/O flexibility of an on-board XMC mezzanine site, the LDS3517 represents a flexible solution to a wide variety of signal and mission processing requirements.

By leveraging the built-in FPGA functional elements in combination with Mercury's extensive software and FPGA IP library, the EnsembleSeries LDS3517 becomes a balanced and affordable building block for mission and sensor processing applications with tight SWaP budget.

Optional MOTS+

The EnsembleSeries LDS3517 family of blades has options for modified off the shelf plus (MOTS+) packaging for extreme durability. MOTS+ configurations leverage enhanced commercial components, board fabrication rules, and subsystem design techniques for extra ruggedness and withstand extreme temperature cycles better than other rugged designs. Please contact Mercury directly for MOTS+ configurations.

Intel Xeon D Family Server-Class Processor

EnsembleSeries LDS3517 blades features a 64-bit Xeon D processor, cooled by Mercury's wide selection of enhanced packaging, which has previously been deployed with the EnsembleSeries LDS3506 and other 3U and 6U modules. Mercury's module design elegantly allows cooling technologies to be deployed with no change to the underlying module assembly, giving the LDS3517 the ability to support the VITA 48 standard suite of convection, conduction, and Air Flow-By™ or Air Flow Through standards without changes to the underlying circuit board assembly.

Mercury Systems is the better alternative for affordable, secure processing subsystems designed and made in the USA. These capabilities make us the first commercially based defense electronics company built to meet rapidly evolving next-generation defense challenges.



The Xeon D family of Intel processors delivers a system on chip (SoC) approach, combining the processor and the Intel platform controller hub (PCH) function within a single device. As a solderable BGA, the Xeon D family extends the applicability of the Xeon family into the compact 3U form-factor. As an example, the default CPU configuration of the D-1539 device delivers up to 410 GFLOPS of single precision processing power, which is a significant performance boost compared with previous generations. With two high-speed DDR4 memory controllers, the Xeon processor is able to support up to 16 GB of DRAM across two memory controllers per blade. Significant PCIe interface capabilities are built in to the chip, which enable data interfaces both on-board and off-board.

The on-device PCH functionality enables the EnsembleSeries LDS3517 to access additional I/O, including USB and SATA on the backplane. Each LDS3517 blade leverages the processor's built-in dual 10 Gb/s Ethernet interfaces to provide control plane functionality, optionally passed through the on-board FPGA to enable gatekeeping or packet inspection. The CPU also provides support for the AVX 2.0 instruction set. This boosts floating-point algorithm performance and is portable to future Intel architectures. The EnsembleSeries LDS3517 supports standard libraries for signal processing available in the industry as well as Mercury's optimized MathPack, which allows users to select the highest performant algorithms from across the industry for a particular function and data size.

Integrated FPGA Resources

LDS3517 blades integrate a Xilinx UltraScale FPGA device with the Intel processor to provide additional payload functionality security offload capabilities. Embedded deeply within the LDS3517 boot and

application load architecture, the FPGA provides many features independent of the CPU, such as serial interfaces, watchdog timers, and GPIOs to the backplane. By offloading traditional SBC functionality, the EnsembleSeries LDS3517 blade reduces DMS concerns for long-term support of program requirements. Mercury's FPGA development kits are available and support the integration of customer or third party FPGA IP, and facilitate customer IP development efforts

High-Speed Fabric Interfaces

A full Gen3 x8 PCIe interface is routed from the Intel CPU to the OpenVPX data plane. This interface is capable of being bifurcated into dual x4 interfaces, and can support lower speeds as well if necessary. The PCIe interface is ideally suited for board-to-board communication, interface to external I/O resources, or control of compute offload devices, such as GPGPUs.

EnsembleSeries LDS3517 blades support an additional Gen2 x4 PCIe expansion plane interface to integrate additional 3U modules, including those implementing mezzanine carriers, FPGA processing, and analog to digital conversion functions.

Mezzanine Card Flexibility

LDS3517 blades provide a single XMC mezzanine site. The standard mezzanine site may be configured with off-the-shelf mezzanine cards for additional I/O and processing options. XMCs are supported with x8 PCIe on the Jn5 connector per the VITA 42.3 standard. User I/O is mapped in the X8D+12D pattern to the backplane via the Jn6 XMC connector.

Each LDS3517 blade utilizes VITA 61 XMC 2.0 connectors in support of Gen3 PCIe signal integrity and greater ruggedness.




Figure 1 - LDS3517 functional block diagram

Multiple I/O Options

The EnsembleSeries LDS3517 includes a variety of additional built-in I/O options:

- A 10/100/1000BASE-T Ethernet connection routed to the backplane via on-board transceiver
- A single RS-422 serial interface is routed to the backplane P2 connector
- Two RS-232 serial ports are routed to the backplane P2 connector
- Backplane USB and SATA interfaces are provided for interfacing to I/O or storage devices as needed
- Multiple GPIO lines act as discrete I/O, usable as I/O or to generate interrupts on the blade
- Multiple additional bused signals enhance the functionality of the LDS3517 blade

System Management Plane

The LDS3517 blades implements the open and advanced system management functionality architected in the OpenVPX standard to enable remote monitoring, alarm management, and hardware revision and health status.

Using the standard I2C bus and IPMI protocol, the on-board system-management block implements the intelligent platform management controller (IPMC), in accordance with the VITA 46.11 standard. This enables the EnsembleSeries LDS3517 blade to:

- Read sensor values
- Read and write sensor thresholds, allowing an application to react to thermal, voltage, or current variations that exceed those thresholds
- Reset the entire blade
- Power up/down the entire blade
- Retrieve field replaceable unit (FRU) information
- Be managed remotely by a standard VITA 46.11-compliant chassis management controller

VPX-REDI

The VPX (VITA 46) standard defines 6U and 3U board formats with a modern high-performance connector set capable of supporting today's high-speed fabric interfaces. VPX is most attractive when paired with the ruggedized enhanced design implementation standard – REDI (VITA 48). EnsembleSeries LDS3517 blades are implemented as a 3U conduction-cooled implementation of VPX-REDI, with air-cooled and Air Flow-By variants in the same VPX form factor available for less rugged environments.

Targeted primarily for harsh-environment embedded applications, VPX-REDI offers extended mechanical configurations supporting higher functional density, such as two-level maintenance (2LM). 2LM enables maintenance personnel to replace a failed module and restore the system to an operational state in a limited time period, minimizing potential damage to the module.

Mercury's OpenVPX Ecosystem

Modern sensor processing subassemblies are customized assemblies of interoperable building blocks built to open standard architectures. Mercury's hardware and software portfolio of building blocks are physically and electrically interoperable as defined by international industrial standards, including OpenVPX.

Additional Features

The EnsembleSeries LDS3517 provides all the features typically found on a single-board computer, sophisticated subsystem management and fabric interconnect. Each blade includes a toolkit to manage:

- Thermal and voltage sensors integrated on-board
- Real-time clock with granularity to 1ms and time measurement of up to 30 years
- General-purpose timers
- Global clock synchronization capabilities via the OpenVPX utility plane clock signals
- Watchdog timer to support interrupt or reset
- Multiple boot paths, include netboot, USB boot, or boot from external SATA

Open Software Environment

Mercury leverages over 35 years of multicomputer software expertise, including recent multicore processor expertise, across its many platforms. This strategy is fully applied to the EnsembleSeries LDS3517 blade. Because the processor, memory, and surrounding technologies are leveraged across product lines, software developed on the LDS3517 blade can interface seamlessly with other Mercury modules. The same development and run-time environment is implemented on the EnsembleSeries LDS3517 blade as on other Mercury platforms across the EnsembleSeries 3000, 5000, and 6000 series.

Specifications

Main processor

Intel 8-core, 64 bit, Xeon D-1539
410 GFLOPS peak performance
AVX 2.0
Additional configurable processor SKUs
Xeon D-1548, Xeon D-1559

XMC

PCIe XMC sites per VITA 42.3 with XMC user-defined I/O from Jn6 to backplane
VITA 61 XMC 2.0 connectors
X8d+12D backplane user I/O

FPGA

Xilinx UltraScale XCKU095
BOM option to pass 10GBASE-KR interfaces through FPGA
Configurable GPIO from FPGA to backplane

System Memory

16 GB DDR4-2133

Mechanical

3U OpenVPX
Blade packages:
VITA 48.1 Air-cooled
VITA 48.2 Conduction-cooled
VITA 48.7 Air Flow-By
VITA 48.8 Air Flow Through

Compliance

OpenVPX System Specification (ANSI/VITA 65.0) encompasses:
VITA 46.0, 46.3, 46.4, 46.6, 46.11, and VITA 48.1, 48.2, 48.7, 48.8
OpenVPX profile
SLT3-PAY-2F2U-14.2.3

Environmental

Please refer to the [MOTS+ rugged packaging for extreme environmental protection](#) publication for specific ruggedness levels and cooling options.

The Mercury Systems logo is a registered trademark of Mercury Systems, Inc. Other marks used herein may be trademarks or registered trademarks of their respective holders. Mercury products identified in this document conform with the specifications and standards described herein. Conformance to any such standards is based solely on Mercury's internal processes and methods. The information contained in this document is subject to change at any time without notice.

Copyright © 2024 Mercury Systems, Inc.

3284.08E-0124-ds-LDS3517



INNOVATION THAT MATTERS®

CORPORATE HEADQUARTERS

50 Minuteman Road • Andover, MA 01810 USA
(978) 967-1401 • (866) 627-6951 • Fax (978) 256-3599

EUROPE MERCURY SYSTEMS, LTD

Unit 1 - Easter Park, Benyon Road, Silchester, Reading
RG7 2PQ United Kingdom
+ 44 0 1189 702050 • Fax + 44 0 1189 702321

