512K x 72 – 152 PBGA Multi-Chip Package Synchronous Pipeline Burst ZBL SRAM



WEDPZ512K72V-XBX

FEATURES

- Fast clock speed: 150, 133, and 100MHz
- Fast access times: 3.8ns, 4.2ns, and 5.0ns
- Fast OE# access times: 3.8ns, 4.2ns, and 5.0ns
- High performance 3-1-1-1 access rate
- 3.3V ± 5% power supply
- I/O supply voltage 3.3V or 2.5V
- Common data inputs and data outputs
- Byte write enable and global write control
- Six chip enables for depth expansion and address pipeline
- Internally self-timed write cycle
- Burst control pin (interleaved or linear burst sequence)
- Automatic power-down for portable applications
- Commercial, industrial and military temperature ranges
- Packaging:
 - 152 PBGA package 17 x 23mm


BENEFITS

- 30% space savings compared to equivalent TQFP solution
- Reduced part count
- 24% I/O reduction
- Laminate interposer for optimum TCE match
- Low Profile
- Reduce layer count for board routing
- Suitable for hi-reliability applications
- User configurable as 1M x 36 or 2M x 18
- Upgradable to 1M x 72 (contact factory for availability)

DESCRIPTION

The Mercury Systems SyncBurst - SRAM employs high-speed, lowpower CMOS design that is fabricated using an advanced CMOS process. Mercury Systems' 32Mb SyncBurst SRAMs integrate two 512K x 36 SSRAMs into a single BGA package to provide 512K x 72 configuration. All synchronous inputs pass through registers controlled by a positive-edge-triggered single-clock input (CLK). The ZBL or Zero Bus Latency Memory utilizes all the bandwidth in any combination of operating cycles. Address, data inputs, and all control signals except output enable and linear burst order are synchronized to input clock. Burst order control must be tied "High or Low." Asynchronous inputs include the sleep mode enable (ZZ). Output Enable controls the outputs at any given time. Write cycles are internally self-timed and initiated by the rising edge of the clock input. This feature eliminates complex off-chip write pulse generation and provides increased timing flexibility for incoming signals.

FUNCTIONAL BLOCK DIAGRAM



^{*} Product is subject to change without notice.

PIN CONFIGURATION

(TOP VIEW)

	1	2	3	4	5	6	7	8	9
Α	-	ADV ₀	OE ₀ #	DQb ₂	DQb4	DQb ₆	DNU	DQa ₆	DQa ₂
В	CKE ₀ #	WE ₀ #	DQb ₇	DQb ₅	DQb ₃	DQb ₀	DQa ₇	DQa ₃	DQa ₁
С	CLK ₀	CS2 ₀ #	DQc ₂	DQpc	DQpb	DQb ₁	DQd ₇	DQa ₄	DQa ₀
D	BWa#	BWb#	DQC ₃	Vss	Vss	Vss	DQD ₆	DQA ₅	DQPA
E	BWc#	BWd#	DQC4	Vccq	Vccq	Vccq	DQD ₅	DQPD	ZZ
F	CS1 ₀ #	CS2 ₀	DQC ₅	Vccq	Vccq	Vss	DQD4	DNU*	A0
G	A ₇	DQC₀	DQC ₇	Vss	Vcc	Vcc	DQD3	A ₁	A3
Н	A ₁₈	DQC ₁	DQC ₆	Vcc	Vcc	Vcc`	DQD ₂	A ₂	A5
J	A 9	A ₆	DQF ₂	Vss	Vss	Vss	DQD ₁	A4	A ₁₆
К	A ₈	DQF4	FQF ₃	Vcc	Vcc	Vcc	DQD₀	A ₁₄	A ₁₅
L	A17	DQF ₅	DQF ₆	Vcc	Vcc	Vss	DQE ₆	A ₁₂	A ₁₃
М	ADV ₁	OE ₁ #	DQF ₇	Vss	Vccq	Vccq	DQE ₇	A ₁₀	A ₁₁
N	CKE ₁ #	WE ₁ #	DQPF	Vccq	Vccq	Vccq	DQE ₅	DQE ₃	LBO#
Р	CLK ₁	CS2 ₁ #	DQF ₁	Vss	Vss	Vss	DQE4	DQE ₂	DQE₀
R	BWe#	BWf#	DQF ₀	DQG ₁	DQG4	DQH ₁	DQH ₂	DQE ₁	DQPE
Т	BWg#	BWh#	DQG₀	DQG ₂	DQG ₅	DQH₀	DQH4	DQH ₇	DQPH
U	CS1 ₁ #	CS2 ₁	DQG₃	DQPG	DQG ₆	DQG ₇	DQH ₃	DQH₅	DQH ₆

NOTE: DNU means Do Not Use and are reserved for future use.

 $^{^{\}star}$ Pin F8 reserved for A19 upgrade to 1M x 72

FUNCTION DESCRIPTION

The WEDPZ512K72V-XBX is an ZBL SSRAM designed to sustain 100% bus bandwidth by eliminating turnaround cycle when there is transition from Read to Write, or vice versa. All inputs (with the exception of OE#, LBO# and ZZ) are synchronized to rising clock edges.

All read, write and deselect cycles are initiated by the ADV input. Subsequent burst addresses can be internally generated by the burst advance pin (ADV). ADV should be driven to Low once the device has been deselected in order to load a new address for next operation.

Clock Enable (CKE#) pin allows the operation of the chip to be suspended as long as necessary. When CKE# is high, all synchronous inputs are ignored and the internal device registers will hold their previous values. NBL SSRAM latches external address and initiates a cycle when CKE and ADV are driven low at the rising edge of the clock.

Output Enable (OE#) can be used to disable the output at any given time. Read operation is initiated when at the rising edge of the clock, the address presented to the address inputs are latched in the address register, CKE# is driven low, the write enable input signals WE# are driven high, and ADV driven low. The internal

array is read between the first rising edge and the second rising edge of the clock and the data is latched in the output register. At the second clock edge the data is driven out of the SRAM. During read operation OE# must be driven low for the device to drive out the requested data. Write operation occurs when WE# is driven low at the rising edge of the clock. BW#[h:a] can be used for byte write operation. The pipe-lined ZBL SSRAM uses a late-late write cycle to utilize 100% of the bandwidth. At the first rising edge of the clock, WE# and address are registered, and the data associated with that address is required two cycles later.

Subsequent addresses are generated by ADV High for the burst access as shown below. The starting point of the burst sequence is provided by the external address. The burst address counter wraps around to its initial state upon completion. The burst sequence is determined by the state of the LBO# pin. When this pin is low, linear burst sequence is selected. And when this pin is high, Interleaved burst sequence is selected.

During normal operation, ZZ must be driven low. When ZZ is driven high, the SRAM will enter a Power Sleep Mode after two cycles. At this time, internal state of the SRAM is preserved. When ZZ returns to low, the SRAM operates after two cycles of wake up time.

BURST SEQUENCE TABLE

(Interleaved Burst, LBO# = High)

		Cas	Case 1		se 2	Cas	se 3	Case 4	
LBO# Pin	High	A1	A0	A 1	A0	A 1	Α0	A 1	A0
First Address		0	0	0	1	1	0	1	1
		0	1	0	0	1	1	1	0
		1	0	1	1	0	0	0	1
Fourth Add	ress	1	1	1	0	0	1	0	0

NOTE 1: LBO pin must be tied to High or Low, and Floating State must not be allowed.

(Linear Burst, LBO# = Low)

		Cas	se 1	Cas	se 2	Cas	se 3	Cas	se 4
LBO# Pin	High	A1	A0	A 1	A0	A 1	A0	A 1	A0
First Address		0	0	0	1	1	0	1	1
		0	1	1	0	1	1	0	0
		1	0	1	1	0	0	0	1
Fourth Add	Iress	1	1	0	0	0	1	1	0

Truth Tables

SYNCHRONOUS TRUTH TABLE

CEx#	ADV	WE#	BWx#	OE#	CKE#	CLK	Address Accessed	Operation
Н	L	Х	Х	Х	L	-	N/A	Deselect
Х	Н	Х	Х	Х	L	-	N/A	Continue Deselect
L	L	Н	Х	L	L	-	External Address	Begin Burst Read Cycle
Х	Н	Х	Х	L	L	-	Next Address	Continue Burst Read Cycle
L	L	Н	Х	Н	L	-	External Address	NOP/Dummy Read
Х	Н	Х	Х	Н	L	-	Next Address	Dummy Read
L	L	L	L	Х	L	-	External Address	Begin Burst Write Cycle
Х	Н	Х	L	Х	L	-	Next Address	Continue Burst Write Cycle
L	L	L	Н	Х	L	-	N/A	NOP/Write Abort
Х	Н	Х	Н	Х	L	-	Next Address	Write Abort
Х	Х	Х	Х	Х	Н	-	Current Address	Ignore Clock

NOTES:

- 1. X means "Don't Care."
- 2. The rising edge of clock is symbolized by (-).
- 3. A continue deselect cycle can only be entered if a deselect cycle is executed first.
- WRITE# = L means Write operation in WRITE TRUTH TABLE.
 WRITE# = H means Read operation in WRITE TRUTH TABLE.
- 5. Operation finally depends on status of asynchronous input pins (ZZ and OE).
- 6. CEx# refers to the combination of CS1#, CS2 and CS2#.

WRITE TRUTH TABLE

WE#	BWa#	BWb#	BWc#	BWd#	Operation
Н	X	X	X	X	Read
L	L	Н	Н	Н	Write Byte a
L	Н	L	Н	Н	Write Byte b
L	Н	Н	L	Н	Write Byte c
L	Н	Н	Н	L	Write Byte d
L	L	L	L	L	Write All Bytes
L	Н	Н	Н	Н	Write Abort/NOP

NOTES:

- 1. X means "Don't Care."
- 2. All inputs in this table must meet setup and hold time around the rising edge of CLK (–).
- 3. Replace BWa# with BWe#, BWb#, with BWf#, BWc# with BWg# and BWd# with BWh# for operation of IC2.

ABSOLUTE MAXIMUM RATINGS*

V _{IN} Voltage or any other pin relative hovss	-0.3V to +4.6V
Voltage on Vcc Supply Relative to Vss	-0.3V to +4.6V
Storage Temperature (BGA)	-55°C to +150°C
Maximum Operating Junction Temperature	125°C

* Stress greater than those listed under "Absolute Maximum Ratings: may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Electrical Characteristics

-55°C ≤ T_A ≤ + 125°C

Description	Symbol	Conditions		Min	Max	Units	Notes
Input High (Logic 1) Voltage	ViH	3.3	3.3V I/O		Vcc +0.3	V	1
		2.5	5V I/O	1.7	Vcc +0.3		
Input Low (Logic 0) Voltage	VIL	3.3	3V I/O	-0.3	0.8	V	1
		2.5	5 I/O	-0.3	0.7		
Input Leakage Current	lıL	Vcc = Max, 0V ≤ Vin ≤ Vcc		-10	+10	μA	2
Output Leakage Current	loL	Output(s) Disabled, Vout = Vss to Vccq	Output(s) Disabled, Vout = Vss to Vccq				
Output High Voltage	Voн	Iон = -2.0mA (3.3V I/O)		2.4	_	V	1
		Iон = -1mA (2.5v I/O)		2.0	_	V	
Output Low Voltage	Vol	IoL = 6.0mA (3.3V I/O)		_	0.4	V	1
		IoL = 1.0 mA (2.5v I/O)		_	0.4	V	
Supply Voltage	Vcc			3.135	3.465	V	1
I/O Power Supply (3.3V)	Vccq			3.135	3.465	V	1
I/O Power Supply (2.5V)	Vccq			2.375	2.9	V	1

NOTES:

- 1. All voltages referenced to Vss (GND)
- 2. LBO# pin has an internal pull-up, and input leakage = \pm 200 μ A.

DC CHARACTERISTICS

-55°C ≤ T_A ≤ + 125°C

Description	Symbol	Conditions	150 MHz (Max)	133 MHz (Max)	100 MHz (Max)	Units	Notes
Power Supply Current: Operating	ldd	Device Selected; All Inputs ≤ V _{IL} or ≥ V _{IH} ; Cycle Time ≥ TCYC MIN; V _{CC} = MAX; Output Open	700	650	600	mA	1
Power Supply Current: Standby	IsB2	Device Deselected; V _{CC} = MAX; All Inputs ≤ V _{IL} or ≥ V _{IH} All Inputs Static; CLK Frequency = MAX Output Open, ZZ ≥ V _{CC} - 0.2V	300	300	300	mA	
Clock Running Standby Current	IsB	Device Deselected; Vcc = MAX; All Inputs ≤ Vss + 0.2 or ≥ Vcc - 0.2; f = max ; ZZ ≤ V _{IL}	400	400	400	mA	

NOTES:

BGA CAPACITANCE

 $T_A = + 25$ °C, f = 1MHz

Description	Symbol	Max	Units	Notes
Control Input Capacitance (LBO#, zz)	Cic	16	pF	1
Control Input Capacitance	CI	8	pF	1
Input/Output Capacitance (DQ)	CO	10	pF	1
Address Capacitance	CA	16	pF	1
Clock Capacitance	CCK	6	pF	1

NOTE: 1. This parameter is not tested but guaranteed by design.

THERMAL RESISTANCE

Parameter	Symbol	Max	Unit
Thermal Resistance: Die Junction to Ambient	θЈА	TBD	°C/W
Thermal Resistance: Die Junction to Ball	θЈВ	TBD	°C/W
Thermal Resistance: Die Junction to Case	θЈС	TBD	°C/W

NOTE: Refer to Application Note "PBGA Thermal Resistance Corrleation" for further information regarding Mercury Systems' thermal modeling.

IDD is specified with no output current and increases with faster cycle times.
 IDD increases with faster cycle times and greater output loading.

AC CHARACTERISTICS

-55°C ≤ T_A ≤ + 125°C

		150	150MHz		133MHz		100MHz	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units
Clock Time	tcyc	6.7		7.5		10.0		ns
Clock Access Time	tco	_	3.8	_	4.2	_	5.0	ns
Output enable to Data Valid	toE	_	3.8	_	4.2	_	5.0	ns
Clock High to Output Low-Z	tızc	1.5	_	1.5	_	1.5	_	ns
Output Hold from Clock High	tон	1.5	_	1.5	_	1.5	_	ns
Output Enable Low to output Low-Z	tlzoe	0.0	_	0.0	_	0.0	_	ns
Output Enable High to Output High-Z	tHZOE	_	3.0	_	3.5	_	3.5	ns
Clock High to Output High-Z	tHZC	_	3.0	_	3.5	_	3.5	ns
Clock High Pulse Width	tсн	2.5	_	2.5	_	3.0	_	ns
Clock Low Pulse Width	tcL	2.5	_	2.5	_	3.0	_	ns
Address Setup to Clock High	tas	1.5	_	1.5	_	1.5	_	ns
CKE Setup to Clock High	tces	1.5	_	1.5	_	1.5	_	ns
Data Setup to Clock High	tos	1.5	_	1.5	_	1.5	_	ns
Write Setup to Clock High	tws	1.5	_	1.5	_	1.5	_	ns
Address Advance to Clock High	tadvs	1.5		1.5		1.5		ns
Chip Select Setup to Clock High	tcss	1.5		1.5		1.5		ns
Address Hold to Clock high	tан	0.5	_	0.5	_	0.5	_	ns
CKE Hold to Clock High	tсен	0.5	-	0.5	_	0.5	_	ns
Data Hold to Clock High	tон	0.5	_	0.5	_	0.5	_	ns
Write Hold to Clock High	twн	0.5	_	0.5	_	0.5	_	ns
Address Advance to Clock High	tadvh	0.5	_	0.5	_	0.5	_	ns
Chip Select Hold to Clock High	tсsн	0.5	_	0.5	_	0.5	_	ns

NOTES:

- 1. All Address inputs must meet the specified setup and hold times for all rising clock (CLK) edges when ADV is sampled low and CSx# is sampled valid. All other synchronous inputs must meet the specified setup and hold times whenever this device is chip selected.
- 2. Chip enable must be valid at each rising edge of CLK (when ADV is Low) to remain enabled.
- 3. A write cycle is defined by WE# low having been registered into the device at ADV Low. A Read cycle is defined by WE# High with ADV Low. Both cases must meet setup and hold times.


AC TEST CONDITIONS

Parameter	Value				
Input Pulse Level	0 to 3.6V				
Input Rise and Fall Time	1.0V/ns				
Input and Output Timing Reference Levels	1.5V				
Output Load	See Output Load (A & B)				

OUTPUT LOAD (A)

OUTPUT LOAD (B)

for tizc, tizoe, thzoe, and thzc



Snooze Mode

SNOOZE MODE is a low-current, "power-down" mode in which the device is deselected and current is reduced to ISB2Z. The duration of SNOOZE MODE is dictated by the length of time Z is in a HIGH state. After the device enters SNOOZE MODE, all inputs except ZZ become gated inputs and are ignored. ZZ is an asynchronous, active HIGH input that causes the device to enter SNOOZE MODE.

When ZZ becomes a logic HIGH, ISB2Z is guaranteed after the setup time tzz is met. Any READ or WRITE operation pending when the device enters SNOOZE MODE is not guaranteed to complete successfully. Therefore, SNOOZE MODE must not be initiated until valid pending operations are completed.

Snooze Mode

Description	Conditions	Symbol	Min	Max	Units
Current during SNOOZE MODE	ZZ ≥ V _{IH}	I _{SB2Z}		20	mA
ZZ active to input ignored		tzz		2	cycle
ZZ inactive to input sampled		trzz	2		cycle
ZZ active to snooze current		tzzı		2	cycle
ZZ inactive to exit snooze current		t _{RZZI}	0		ns

FIGURE 2 - SNOOZE MODE TIMING DIAGRAM






FIGURE 3 – TIMING WAVEFORM OF READ CYCLE












FIGURE 6 - TIMING WAVEFORM OF CKE OPERATION







FIGURE 7 – TIMING WAVEFORM OF CE OPERATION



PACKAGE DIMENSION: - 152 BUMP PBGA



ORDERING INFORMATION



Document Title

512K x 72 Synchronous Pipeline Burst ZBL SRAM

Revision History

Rev#	History	Release Date	Status
Rev 0	Initial Release	May 2001	Advanced
Rev 1	Changes (Pg. 1)	March 2001	Preliminary
	1.1 Change status from Advanced to Preliminary		
Rev 2	Changes (Pg. 1, 2)	March 2002	Preliminary
	2.1 Block Diagram: Address lines should be A0-18		
	2.2 Pin Configuration: Add Note *Pin F8 reserved for A19 upgrade to 1Mx72.		
Rev 3	Changes (Pg. 1, 5)	November 2002	Preliminary
	3.1 BGA Capacitance: Remove references to temperature in individual conditions		
	3.2 Change C _I from 10pF to 8pF		
	3.3 Change C _A from 20pF to 16pF		
	3.4 Change Сск from 7pF to 6pF		
	3.5 Add Control Input Capacitance (C _{IC}) 16pF		
Rev 4	Changes (Pg. 5)	May 2003	Preliminary
	4.1 Add Thermal Resistance table		
	4.2 Update current values		
	4.3 Update package mechanical drawing		
Rev 5	Changes (Pg. 1, 5, 14)	June 2003	Preliminary
	5.1 Remove reference to Preliminary status		
	5.2 Add Maximum Operating Junction Temperature of 125°C		
Rev 6	Changes (Pg. 1, 13, 14)	November 2003	Preliminary
	6.1 Change mechanical drawing to new style		,
Rev 7	Changes (Pg. 1, 5, 14)	February 2006	Final
	7.1 Change VIL 3.3V ti 0.7V maximum		
	7.2 Change status to Final		

Document Title

512K x 72 Synchronous Pipeline Burst ZBL SRAM

Revision History Continued

Rev#	History	Release Date	Status
Rev 8	Changes (Pg. 5)	November 2008	Final
	8.1 Die rev to Issi IS6InLP51236		
	8.2 Electrical Characteristics: VIH MAX = VCC + 0.3		
	8.3 V _{IL} : $3.3V I/O = 0.8 MAX$		
	8.4 III: MIN = -10μ A;MAX = 10μ A		
	8.5 IoL: MIN = $5\mu A$; MAX = $+5\mu A$		
	8.6 Note 2: = ± 200mA		
	8.7 ISB22 = 300mA for all speeds		
	8.8 ISB = 400mA for all speeds		
	8.9 Thermal Resistance = TBD		
Rev 9	Changes (Pg. 5)	February 2009	Final
	9.1 Voh condition changed from: $IOH = -4.0 \text{ mA}$ to: $IOH = -2 \text{ mA}$ (3.3V I/O).		
	9.2 V _{OL} condition changed from: I_{OL} =8.0mA (3.3V I/O) to: I_{OL} = 6mA (3.3V I/O).		
	9.3 Correction to note: ZZ to LBO#		
Rev 10	Changes (Pg. 1-14)	February 2011	Final
	10.1 Change document layout from White Electronic Designs to Microsemi		
Rev 11	Changes (Pg. All) (ECN 10156)	August 2016	Final
	11.1 Change document layout from Microsemi to Mercury Systems		
Rev 12	Changes (Pg. 1, 5)	February 2017	Final
	12.1 Correct typos.		

