

128Kx32 SRAM MULTICHIP PACKAGE RADIATION TOLLERANT

WS128K32-XG2TXE



*ADVANCED


FEATURES

- Access Times of 35, 45, 55ns
- Packaging
 - 68 lead, 22.4mm CQFP (G2T), 4.57mm (0.180"), (Package 509)
- Organized as 128Kx32; User Configurable as 256Kx16 or 512Kx8
- Low Power Data Retention
- Commercial, Industrial and Military Temperature Ranges
- 5V Power Supply
- Low Power CMOS
- TTL Compatible Inputs and Outputs
- Built in Decoupling Caps and Multiple Ground Pins for Low Noise Operation
- Weight
 - WS128K32-XG2TXE – 8 grams typical
- Radiation tolerant with epitaxial layer on die.
- 6T memory cells provide excellent protection against soft errors

* This product is under development, is not qualified or characterized and is subject to change or cancellation without notice.

FIGURE 1 – PIN CONFIGURATION FOR WS128K32N-XG2TXE


TOP VIEW



PIN DESCRIPTION

I/O0-31	Data Inputs/Outputs
A0-16	Address Inputs
WE1-4#	Write Enables
CS1-4#	Chip Selects
OE#	Output Enable
Vcc	Power Supply
GND	Ground
NC	Not Connected

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Min	Max	Unit
Operating Temperature	T _A	-55	+125	°C
Storage Temperature	T _{STG}	-65	+150	°C
Signal Voltage Relative to GND	V _G	-0.5	V _{CC} +0.5	V
Junction Temperature	T _J		150	°C
Supply Voltage	V _{CC}	-0.5	7.0	V

TRUTH TABLE

CS#	OE#	WE#	Mode	Data I/O	Power
H	X	X	Standby	High Z	Standby
L	L	H	Read	Data Out	Active
L	X	L	Write	Data In	Active
L	H	H	Out Disable	High Z	Active

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Max	Unit
Supply Voltage	V _{CC}	4.5	5.5	V
Input High Voltage	V _{IH}	2.2	V _{CC} + 0.3	V
Input Low Voltage	V _{IL}	-0.3	+0.8	V
Operating Temp. (MIL)	T _A	-55	+125	°C

CAPACITANCE

T_A = +25°C

Parameter	Symbol	Conditions	Max	Unit
OE# capacitance	C _{OE}	V _{IN} = 0V, f = 1.0 MHz	50	pF
WE ₁₋₄ # capacitance CQFP G2T	C _{WE}	V _{IN} = 0V, f = 1.0 MHz	20	pF
CS ₁₋₄ # capacitance	C _{CS}	V _{IN} = 0V, f = 1.0 MHz	20	pF
Data# I/O capacitance	C _{I/O}	V _{I/O} = 0V, f = 1.0 MHz	20	pF
Address input capacitance	C _{AD}	V _{IN} = 0V, f = 1.0 MHz	50	pF

This parameter is guaranteed by design but not tested.

RADIATION CHARACTERISTICS

Total Dose (TM1019.5)			Latch-up 25°C Vcc Max (MeV/mg/cm2)	SEU LET Threshold (Vcc MIN) (MeV/mg/cm2)	Cross Section /BIT (E-6 cm2)
Functional	Parametric				
(Krads)	(Krads)	Typical Iccsb (mA)			
30	30	1.2	>100	2	0.2

DC CHARACTERISTICS

V_{CC} = 5.0V, V_{SS} = 0V, -55°C ≤ T_A ≤ +125°C

Parameter	Sym	Conditions	Min	Max	Units
Input Leakage Current	I _{LI}	V _{CC} = 5.5, V _{IN} = GND to V _{CC}		10	μA
Output Leakage Current	I _{LO}	CS# = V _{IH} , OE# = V _{IH} , V _{OUT} = GND to V _{CC}		10	μA
Operating Supply Current	I _{CC}	CS# = V _{IL} , OE# = V _{IH} , f = 5MHz, V _{CC} = 5.5		520	mA
Standby Current	I _{SB}	CS# = V _{IH} , OE# = V _{IH} , f = 5MHz, V _{CC} = 5.5		8	mA
Output Low Voltage	V _{OL}	I _{OL} = 8mA, V _{CC} = 4.5		0.4	V
Output High Voltage	V _{OH}	I _{OH} = -40mA, V _{CC} = 4.5	2.4		V

NOTE: DC test conditions: V_{IH} = V_{CC} - 0.3V, V_{IL} = 0.3V

DATA RETENTION CHARACTERISTICS

-55°C ≤ T_A ≤ +125°C

Characteristic	Sym	Conditions	Min	Max	Units
Data Retention Voltage	V _{CC}	V _{CC} = 2.0V	2	—	V
Data Retention Quiescent Current	I _{CCDR}	CS ≥ V _{CC} - 0.2V	—	1	mA
Chip Disable to Data Retention Time (1)	T _{CDR}	V _{IN} ≥ V _{CC} - 0.2V	0	—	ns
Operation Recovery Time (1)	T _R	or V _{IN} ≤ 0.2V	T _{RC}	—	ns

NOTE: Parameter guaranteed, but not tested.

AC CHARACTERISTICS

 $V_{CC} = 5.0V$, $GND = 0V$, $-55^{\circ}C \leq T_A \leq +125^{\circ}C$

Parameter Read Cycle	Symbol	-35		-45		-55		Units
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t_{RC}	35		45		55		ns
Address Access Time	t_{AA}		35		45		55	ns
Output Hold from Address Change	t_{OH}	3		3		3		ns
Chip Select Access Time	t_{ACS}		35		45		55	ns
Output Enable to Output Valid	t_{OE}		15		20		30	ns
Chip Select to Output in Low Z	t_{CLZ}^1	3		3		3		ns
Output Enable to Output in Low Z	t_{OLZ}^1	0		0		0		ns
Chip Disable to Output in High Z	t_{CHZ}^1		20		20		20	ns
Output Disable to Output in High Z	t_{OHZ}^1		12		15		20	ns

1. This parameter is guaranteed by design but not tested.


AC CHARACTERISTICS

 $V_{CC} = 5.0V$, $GND = 0V$, $-55^{\circ}C \leq T_A \leq +125^{\circ}C$

Parameter Write Cycle	Symbol	-35		-45		-55		Units
		Min	Max	Min	Max	Min	Max	
Write Cycle Time	t_{WC}	35		45		55		ns
Chip Select to End of Write	t_{CW}	25		35		45		ns
Address Valid to End of Write	t_{AW}	25		35		45		ns
Data Valid to End of Write	t_{DW}	20		25		25		ns
Write Pulse Width	t_{WP}	25		35		45		ns
Address Setup Time	t_{AS}	0		0		0		ns
Address Hold Time	t_{AH}	0		0		0		ns
Output Active from End of Write	t_{OW}^1	0		0		0		ns
Write Enable to Output in High Z	t_{WHZ}^1		10		15		20	ns
Data Hold Time	t_{DH}	0		0		0		ns

1. This parameter is guaranteed by design but not tested.

FIGURE 2 – AC TEST CIRCUIT



AC TEST CONDITIONS

Parameter	Typ	Unit
Input Pulse Levels	$V_{IL} = 0$, $V_{IH} = 3.0$	V
Input Rise and Fall	5	ns
Input and Output Reference Level	1.5	V
Output Timing Reference Level	1.5	V

NOTES:

 V_Z is programmable from -2V to +7V. I_{OL} & I_{OH} programmable from 0 to 16mA.Tester Impedance $Z_0 = 75\Omega$. V_Z is typically the midpoint of V_{OH} and V_{OL} . I_{OL} & I_{OH} are adjusted to simulate a typical resistive load circuit.

ATE tester includes jig capacitance.

FIGURE 3 – TIMING WAVEFORM – READ CYCLE




FIGURE 4 – WRITE CYCLE – WE# CONTROLLED






FIGURE 5 – WRITE CYCLE – CS# CONTROLLED



PACKAGE 510 – 68 LEAD, CERAMIC QUAD FLAT PACK, CQFP (G2T)



The White 68 lead G2T CQFP fills the same fit and function as the JEDEC 68 lead CQFJ or 68 PLCC. But the G2T has the TCE and lead inspection advantage of the CQFP form.

ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES

** This product is processed the same as the 5962-XXXXHXX product but all test and mechanical requirements are per the Mercury Systems data sheet.

Document Title

128Kx32 SRAM MULTICHIP PACKAGE, RADIATION TOLLERANT

Revision History

Rev #	History	Release Date	Status
Rev 1	Changes (Pg. 1-7) 1.1 Change document layout from White Electronic Designs to Microsemi 1.2 Add document Revision History page	May 2011	Advanced
Rev 2	Change (Pg. 6) 2.1 Changed Device Grade "Q" description from "MIL-STD-883 Compliant" to "MIL-PRF-38534 Class H Compliant."	May 2014	Advanced
Rev 3	Change (Pg. 6) 3.1 Changed Device Grade "Q" description from "MIL-PRF-38534 Class H Compliant." to "Military Grade."	August 2014	Advanced
Rev 4	Changes (Pg. All) (ECN 10156) 4.1 Change document layout from Microsemi to Mercury Systems	August 2016	Advanced