


Ensemble 6000 Series OpenVPX HCD6220 Module

Balanced I/O and Processing in a Single VPX Slot

- VITA 46/48 (VPX-REDI) 6U serial RapidIO®-enabled module
- Two dual-core MPC8640D or MPC8641D processors at up to 1.33 GHz
- Air-cooled and conduction-cooled models available
- Identical software infrastructure across Mercury products
- Architected to meet OpenVPX™ design principles



The Ensemble™ 6000 Series OpenVPX HCD6220 Module from Mercury Computer Systems is designed as a VITA 46 VPX-compliant module in a 6U form factor, also compatible with OpenVPX™ system architecture design principles. This module combines high-performance Power Architecture™ processing with balanced I/O from dual PMC/XMC sites and the scalable serial RapidIO® interconnect. Designed to meet the needs of a variety of applications and deployed environments, the HCD6220 module can function as a single-board computer or as part of an embedded processing cluster for high-end digital signal processing. With air-cooled and conduction-cooled variants available, the HCD6220 module can be deployed in a variety of environments with confidence.

The HCD6220 module is supported by the rich set of features available from the MultiCore Plus® software infrastructure, which allows ease of portability, while offering an open software development architecture.

Power Architecture Processor

The Freescale™ MPC8640D or MPC8641D dual-core processor integrates two standard e600 processor cores, two DDR2 memory controllers, 1 MB of L2 cache, and a flexible system-on-chip I/O subsystem. The dual e600 cores that make up the heart of the chip are inherited from the MPC7448 processor, and each retains the high-performance AltiVec™ vector-processing unit. Algorithms optimized for the AltiVec engine port seamlessly to the MPC864xD. Additionally, increased bandwidth between both memory and external I/O and the processing cores allows efficient processing beyond that available with prior families of Freescale processors. The MPC8640D processor is a pin-compatible enhancement to the MPC8641D, which delivers the same performance with a reduced power draw. The HCD6220 module can be configured with either 1 GB or 2 GB of DDR2 SDRAM per MPC864xD device.

System-Level Interconnect Architecture

The multi-plane architecture of the HCD6220 supports system-level reliability and separation of critical control signals from high-bandwidth, low-latency data transmissions. Per the VITA 46.3 standard, four 4x lanes of serial RapidIO are available for high-bandwidth data movement among the processors and off-board. Supporting serial RapidIO data rates at up to 3.125 Gbaud, the on-board RapidIO crossbar links the HCD6220 module to other modules in the system, as well as interconnecting the on-board MPC864xD processors and, optionally, the XMC sites when configured for serial RapidIO. At the system level, serial RapidIO can be used as a data plane for high-bandwidth, low-latency data movement.




Figure 1. Ensemble 6000 Series OpenVPX HCD6220 Module functional block diagram

Two 1000BASE-BX Gigabit Ethernet links are provided (one for each MPC864xD device) to the backplane. At the system level, these Ethernet links can be used for point-to-point communication in a mesh, or switched via the Ensemble 6000 Series SFM6100 Module to provide a separate control plane, which can transmit and receive control and status information without impacting the application data flow on the data plane.

Mezzanine Card Flexibility

Each of the standard PMC/XMC sites on the HCD6220 module can be configured with off-the-shelf mezzanine cards using either PCI-X or PCI Express® protocols. PMC cards are supported with a PCI/PCI-X interface at up to 133 MHz on each site, with PMC user-defined I/O mapped to the backplane. XMCs are supported with x8, x4, x2, and x1 PCIe, supported on the J5 connector per the VITA 42.3 standard. XMC user I/O is mapped to the backplane via the J6 connector. The XMC sites can also be factory-configured to support 1x or 4x serial RapidIO mezzanine cards per the VITA 42.2 standard.

Multiple I/O Options

In addition to the flexibility offered by the on-board mezzanine sites, the HCD6220 module offers a variety of additional built-in I/O options:

- x8 PCI Express connection to the backplane is available for additional off-board communication.
- One Gigabit Ethernet connection per processor to the front panel (a build option on air-cooled configurations only) or to the backplane. Two inter-processor Gigabit Ethernet connections are also provided.
- In air-cooled configurations, RS-232 serial ports are routed to the front panel from each MPC864xD device. In conduction-cooled configurations, these interfaces are routed to the backplane, where they can support both RS-232 and RS-422/485 signaling.
- Eight GPIO lines act as discrete I/O, which is usable as input, output, or to generate interrupts on the module.
- Several additional bused signals enhance the functionality of the HCD6220 module.

System Management Plane

The HCD6220 module follows OpenVPX design principles in leveraging the robust, scalable, and well-tested system management infrastructure from the AdvancedTCA®/MicroTCA® architecture. Using the standard I²C bus and IPMI protocol, the on-board system-management block implements the Intelligent Platform Management Controller (IPMC), in accordance with the draft VITA 46.11 standard. This allows for the HCD6220 module to:

- Read sensor values
- Read and write sensor thresholds, allowing an application to react to thermal, voltage, or current variations that exceed those thresholds
- Reset the entire module
- Power up/down the entire module
- Retrieve module FRU (field replaceable unit) information
- Be managed remotely by a Chassis Management Controller at the system level, such as implemented on the OpenVPX SFM6100 Module

VPX-REDI

The VPX (VITA 46) standard defines 6U and 3U board formats with a modern high-performance connector set capable of supporting today's high-speed fabric interfaces, such as RapidIO. VPX is most attractive when paired with the Ruggedized Enhanced Design Implementation standard – REDI (VITA 48). The HCD6220 module is implemented as a 6U conduction-cooled implementation of VPX-REDI, with air-cooled variants in the same VPX form factor available for less rugged environments. The HCD6220 module is unique in that it can be configured for 0.8" pitch VPX slots when air-cooled, which allows greater density at the system level, as well as for 1.0" pitch slots in both air-cooled and conduction-cooled configurations.

Targeted primarily for harsh-environment embedded applications, VPX-REDI offers extended mechanical configurations supporting higher functional density, such as two-level maintenance (2LM). 2LM allows relatively unskilled maintenance personnel to replace a failed module and restore the system to an operational state in a limited time period, minimizing the potential of damage to the board.

Additional Features

The HCD6220 module provides the features typically found on a single-board computer. In addition to the sophisticated management subsystem and fabric interconnect, the HCD6220 module provides users with a toolkit enabling many different application use cases.

Features include:

- 128-MB of independent write-protectable boot/application flash per MPC864xD device with protected boot vector to avoid accidental erasure
- Thermal and voltage sensors integrated on-board
- System Management Block for managing firmware updates, reading and writing sensor thresholds, reading sensor values, resetting the module, and powering the module up and down via remote system management
- Real-time clock with granularity to 1 ms and time measurement of up to 30 years
- General-purpose timers for synchronization
- Watchdog timer per MPC864xD device that can interrupt the processor upon expiration or reset the processor
- Open board architecture that supports network booting, as well as booting from the on-board flash memory

Open Software Environment

Mercury leverages over 25 years of multicomputer software expertise, including recent multicore processor expertise, across its many platforms. This strategy is fully applied to the HCD6220 module. Because the processor, memory, and surrounding technologies are leveraged across product lines, software developed on the HCD6220 module can interface seamlessly with other Mercury products. The same Linux® or VxWorks® development and run-time environment is implemented on the HCD6220 module as on other Mercury platforms, such as the Ensemble 7100 HCD7500 module and the Ensemble 5000 Series HCD5220 module.

The MultiCore Plus® (MCP) open software environment gives the HCD6220 module

access to a wide ecosystem of stacks, middleware, libraries, and tools. The Scientific Algorithm Library (SAL) is optimized for the on-board Altivec engine and is available to give the HCD6220 module industry-leading signal processing performance. In addition, a key software package available for the HCD6220 module is MultiCore SAL, which offers the familiar SAL API interface optimized for the multiple on-chip cores available with the MPC8640D.

MultiCore Plus®

Software support is available on the HCD6220 module for the following products:

- Open Development Suite for Linux is an Eclipse-based integrated development environment that includes a C/C++ optimizing compiler, a source-level debugger, a language-sensitive text editor, a performance profiler, a project builder, a version control system, a run-time error checker, and a graphical source browser. Mercury provides extensions that allow multiprocessor-aware process launch and debug, as well as a System Supervisor view that allows graphical remote management.
- Support is provided for Wind River Workbench integrated development environment when the module is running VxWorks
- Trace Analysis Tool and Library (TATL™) is a “logic analyzer for software” that provides insight into the dynamic interaction of up to a few hundred processors.
- Support for Mercury’s standard numeric libraries, VSIPL and SAL (Scientific Algorithm Library), is optimized for the MPC8640D architecture of the HCD6220 module.
- Interprocessor Communication System (ICS) support is carried forward from the RACE++®/MCOE™ software environment. ICS provides a low-level interprocessor communication API that lets users take advantage of the high-bandwidth, low-latency serial RapidIO fabric with an easy-to-use software interface.
- Performance Porting Kit provides low-level handles for manipulation of the serial RapidIO fabric and can be used for simple data movement, or as a base on which to build a custom middleware layer.

The MCP software environment lets applications use industry-standard middleware such as MPI, DRI, CORBA, or standard TCP/IP sockets ported to run seamlessly over the fabric. MCP also offers a software tool that can help to migrate legacy applications created with MCOE into the MCP domain.

Open Standards Means Interoperability and Planning for the Future

The OpenVPX Industry Working Group is an industry initiative launched by defense prime contractors and COTS system developers, to take a proactive approach to solving the interoperability issues associated with the VITA 46 (VPX) family of specifications. This group is actively collaborating to create an overarching System Specification defining VPX system architecture through pinouts definition to establish a limited set of application-specific reference solutions. These OpenVPX™ standard solutions will provide clear design guidance to COTS suppliers and the user community, assuring interoperability across multi-vendor implementations. The OpenVPX™ System Specifications will be introduced into the VSO for ratification to replace the current VITA 46 base and dot specifications in the fall of CY2009.

Specifications

Module Specifications

Two dual-core MPC8640D or MPC8641D processors
Two PMC/XMC sites
XMC factory-selectable for PCI Express or serial RapidIO connectivity
Air-cooled or conduction-cooled

Processor Node

Dual-core MPC864xD
MPC8641D Up to 1.33 GHz
MPC8640D Up to 1.06 GHz
Cores per device 2
DDR2 SDRAM 1 or 2 GB per MPC864xD device

PMC-X/XMC Sites

PMC-X sites 2
PCI-X-to-PCI-e bridge Connects PMC sites to on-board PCI Express switch
PCI support 33 and 66 MHz
PCI-X support 66, 100, and 133 MHz
PMC user-defined I/O from P4 to backplane
PCIe XMC sites per VITA 42.3 or serial RapidIO XMC sites per VITA 42.2
With XMC user-defined I/O from J6 to backplane

Data/Control/Management Planes

Data plane
Four 4x serial RapidIO links to backplane, switched via on-board crossbar
Control plane
Two 1000BASE-BX Gigabit Ethernet connections to backplane
Management plane
I²C interface to backplane

I/O

10/100/1000BASE-TX Ethernet port per MPC864xD device
Routed to front panel (air-cooled only) or backplane
RS-232 serial interfaces per processor to front panel interface
Optionally routed to the backplane with RS-232 and RS-422/485 support

Additional Resources

On-board 128-MB boot/application flash per MPC864xD device
Real-time clock
Watchdog timer
General-purpose 32-bit timers/counters
System Management Block
Thermal and voltage sensors

Environmental

Commercial and rugged air-cooled and conduction-cooled variants available.

Challenges Drive Innovation, RACE++, and MultiCore Plus are registered trademarks, and Ensemble, MCOE, and TATL are trademarks of Mercury Computer Systems, Inc. RapidIO is a registered trademark of the RapidIO Trade Association. OpenVPX is a trademark of VITA. Other products mentioned may be trademarks or registered trademarks of their respective holders. Mercury Computer Systems, Inc. believes this information is accurate as of its publication date and is not responsible for any inadvertent errors. The information contained herein is subject to change without notice.

Copyright © 2010 Mercury Computer Systems, Inc.

2144.03E-1218-DS-es6000vpx-hcd6220



INNOVATION THAT MATTERS™

CORPORATE HEADQUARTERS

50 Minuteman Road • Andover, MA 01810 USA
(978) 967-1401 • (866) 627-6951 • Fax (978) 256-3599

EUROPE MERCURY SYSTEMS, LTD

Unit 1 - Easter Park, Benyon Road, Silchester, Reading
RG7 2PQ United Kingdom
+ 44 0 1189 702050 • Fax + 44 0 1189 702321