Product Quick Search

  * Not including RF components

ENSEMBLE® 6000 Series HCD6410 High Compute Density OpenVPX MPC8640D

Product Description

The Ensemble® 6000 Series OpenVPX (VITA 65) HCD6410 High Compute Density module is designed as a VITA 46 VPX-compliant module in a 6U form factor, also compatible with OpenVPX™ system architecture design principles. This module is a quad 8640D processing module that combines high-performance Power Architecture™ processing with various I/O capabilities and the scalable serial RapidIO® interconnect. Designed to meet the needs of a variety of applications and deployed environments, the HCD6410 module’s eight processor cores can function as a standalone processing center, or as part of an embedded cluster for high-end digital signal processing. With air-cooled and conduction-cooled variants available, the HCD6410 module can be deployed in a variety of environments with confidence. By implementing independent control, data, and management planes, the HCD6410 module supports mapping of system-level architectures onto independent physical interfaces. 

The HCD6410 module is supported by the rich set of features available from the MultiCore Plus® software infrastructure, which allows ease of portability while offering an open software-development architecture.

  • Features
  • Benefits
  • Specs
  • Request Form
  • Four Freescale™ MPC8640D dual-core processor, each with two standard e600 processor cores, two DDR2 memory controllers, 1 MB of L2 cache, and flexible system-on-chip I/O subsystem
  • 1 GB or 2 GB of DDR2 SDRAM per MPC8640D device
  • Four 4x lanes of serial RapidIO with data rates at up to 3.125 Gbaud
  • Supports XMCs configured for x8, x4, x2, and x1 PCI Express®
  • High-density processing plus I/O in a single VPX slot
  • VITA 46/48 (VPX-REDI) 6U serial RapidIO®-enabled module
  • Four dual-core MPC8640D processors at 1.06 GHz
  • Air-cooled and conduction-cooled models available
  • Identical software infrastructure across Mercury products
  • Architected to meet OpenVPX™ design principles

Four dual-core MPC8640D processors
Single XMC site configured for PCI Express per VITA 42.3
Air-cooled or conduction-cooled

Processor Node
Dual-core MPC8640D: 1.06 GHz
Cores per device: 2
DDR2 SDRAM: 1 or 2 GB per MPC8640D device
On-board boot/application fl ash per MPC8640D device 128 MB

XMC Site
User-defined I/O from P4 to backplane
PCI Express XMC site per VITA 42.3
   XMC user-defined I/O from J6 to backplane via draft VITA 46.9 x12+8d standard

Data Plane
Four 4x serial RapidIO links to backplane per VITA 46.3 standard
Co-processor plane for additional data movement via PCI Express

Control Plane
On-board unmanaged Ethernet switch
Front-panel 10/100/1000BASE-TX Ethernet port
    (air-cooled variants only)
Backplane 10/100/1000BASE-TX Ethernet port
Two backplane 1000BASE-BX Gigabit Ethernet ports to on-board Ethernet switch

Management Plane
On-board system management block, including IPMC functionality
Dual IPMI over I2C bus to backplane

Additional Resources
RS-232/RS-422/485 serial interfaces to backplane
    Optionally routed to the front panel as RS-232 only on air-cooled variants
Real-time clock
Watchdog timer
General-purpose 32-bit timers/counters
Thermal, voltage, and current sensors

Air-cooled and conduction-cooled variants available.