# 128Kx16 SRAM/EEPROM MODULE



WSE128K16-XXX

#### **FEATURES**

- Access Times of 35ns (SRAM) and 150ns (EEPROM)
- Access Times of 45ns (SRAM) and 120ns (EEPROM)
- Packaging
  - 66 pin, PGA Type, 1.075" square HIP, Hermetic Ceramic HIP (H1) (Package 400)
  - 68 lead, Hermetic CQFP (G2T), 22mm (0.880") square (Package 509). Designed to fit JEDEC 68 lead 0.990" CQFJ footprint (FIGURE 2)
- 128Kx16 SRAM
- 128Kx16 EEPROM
- Organized as 128Kx16 of SRAM and 128Kx16 of EEPROM Memory with separate Data Buses
- Both blocks of memory are User Configurable as 256Kx8
- Low Power CMOS
- Commercial, Industrial and Military Temperature Ranges
- TTL Compatible Inputs and Outputs
- Built-in Decoupling Caps and Multiple Ground Pins for Low Noise Operation
- Weight 13 grams typical

### **EEPROM MEMORY FEATURES**

- Write Endurance 10,000 Cycles
- Data Retention at 25°C, 10 Years
- Low Power CMOS Operation
- Automatic Page Write Operation
- Page Write Cycle Time 10ms Max.
- Data Polling for End of Write Detection
- Hardware and Software Data Protection
- TTL Compatible Inputs and Outputs


#### FIGURE 1 - WSE128K16-XH1X PIN CONFIGURATION

1	12	23	34	45	56
◯SD8	○SWE <sub>2</sub>	# OSD15	ED <sub>8</sub>	Vcc	ED <sub>15</sub>
◯SD <sub>9</sub>	OSCS <sub>2</sub> #	SD <sub>14</sub>	ED <sub>9</sub>	ECS <sub>2</sub> #	ED <sub>14</sub> $\bigcirc$
◯SD <sub>10</sub>	GND	◯SD <sub>13</sub>	ED <sub>10</sub>	EWE <sub>2</sub> #	ED <sub>13</sub>
O <sub>A13</sub>	OSD <sub>11</sub>	OSD <sub>12</sub>	A <sub>6</sub>	ED <sub>11</sub> O	ED <sub>12</sub> $\bigcirc$
OA14	OA10	○oe#	A <sub>7</sub>	A3 🔾	A <sub>0</sub> $\bigcirc$
○A <sub>15</sub>	○A <sub>11</sub>	NC	NC	A <sub>4</sub>	A <sub>1</sub> $\bigcirc$
○A <sub>16</sub>	$\bigcirc A_{12}$	○SWE# <sub>1</sub>	A <sub>8</sub>	A <sub>5</sub>	A <sub>2</sub> $\bigcirc$
ONC	Vcc	○SD7	A9	EWE1#	ED7 🔵
$\bigcirc SD_0$	OSCS <sub>1</sub> #	SD <sub>6</sub>	ED <sub>0</sub>	ECS <sub>1</sub> #	ED <sub>6</sub>
$\bigcirc SD_1$	ONC	$\bigcirc SD_5$	ED <sub>1</sub>	GND	ED <sub>5</sub>
$\bigcirc SD_2$	○SD <sub>3</sub>	◯SD4	ED <sub>2</sub>	ED <sub>3</sub>	ED <sub>5</sub>
11	22	33	44	55	66

#### **PIN DESCRIPTION**

ED <sub>0-15</sub>	EEPROM Data Inputs/Outputs			
SD <sub>0-15</sub>	SRAM Data Inputs/Outputs			
A0-16	Address Inputs			
SWE#1-2	SRAM Write Enable			
SCS# <sub>1-2</sub>	SRAM Chip Selects			
OE#	Output Enable			
Vcc	Power Supply			
GND	Ground			
NC	Not Connected			
EWE# <sub>1-2</sub>	EEPROM Write Enable			
ECS# <sub>1-2</sub>	EEPROM Chip Select			

### **BLOCK DIAGRAM**



<sup>\*</sup> This product is under development, is not qualified or characterized and is subject to change without notice


### FIGURE 2 - WSE128K16-XG2TX PIN CONFIGURATION

#### **TOP VIEW** 2 1 68 67 66 65 64 63 62 61 SD₀ [ 10 60 ☐ ED₀ 59 ED₁ SD₁ [ 11 SD<sub>2</sub> [ 12 58 ED2 SD₃ 1 13 57 ☐ ED₃ 56 ED4 $\mathsf{SD}_4$ [ 14 SD₅ [ 15 55 ] ED₅ SD<sub>6</sub> ☐ 16 54 ED6 53 ED7 SD7 17 GND 18 52 GND 51 ED<sub>8</sub> SD<sub>8</sub> [ 19 $SD_9$ 20 50 ED<sub>9</sub> 49 ED<sub>10</sub> SD<sub>10</sub> 21 SD<sub>11</sub> [ 22 48 D<sub>11</sub> SD<sub>12</sub> 23 47 ED<sub>12</sub> 46 D ED<sub>13</sub> SD<sub>13</sub> [ 24 SD<sub>14</sub> [ 25 45 ED<sub>14</sub> 44 DED<sub>15</sub> SD<sub>15</sub> [ 26 0.940" The Microsemi 68 lead G2T CQFP fills the same fit and function as the JEDEC 68 lead CQFJ or 68 PLCC. But the G2T has the TCE and lead inspection advantage of the CQFP form.

### **PIN DESCRIPTION**

ED <sub>0-15</sub>	EEPROM Data Inputs/Outputs				
SD <sub>0-15</sub>	SRAM Data Inputs/Outputs				
<b>A</b> 0-16	Address Inputs				
SWE#1-2	SRAM Write Enable				
SCS#1-2	SRAM Chip Selects				
OE#	Output Enable				
Vcc	Power Supply				
GND	Ground				
NC	Not Connected				
EWE# <sub>1-2</sub>	EEPROM Write Enable				
ECS# <sub>1-2</sub>	EEPROM Chip Select				

#### **BLOCK DIAGRAM**



# **ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Min	Max	Unit
Operating Temperature	TA	-55	+125	°C
Storage Temperature	Tstg	-65	+150	°C
Signal Voltage Relative to GND	Vg	-0.5	Vcc+0.5	V
Junction Temperature	TJ		150	°C
Supply Voltage	Vcc	-0.5	7.0	V

#### **CAPACITANCE**

#### T<sub>A</sub> = +25°C

Parameter	Symbol	Conditions	Max	Unit
OE# capacitance	CoE	V <sub>IN</sub> = 0 V, f = 1.0 MHz	50	pF
WE# <sub>1-4</sub> capacitance HIP (PGA)	Cwe	V <sub>IN</sub> = 0 V, f = 1.0 MHz	20	pF
CQFP G2T			20	
CS# <sub>1-4</sub> capacitance	Ccs	V <sub>IN</sub> = 0 V, f = 1.0 MHz	20	pF
Data I/O capacitance	C <sub>I/O</sub>	V <sub>I/O</sub> = 0 V, f = 1.0 MHz	20	pF
Address input capacitance	CAD	V <sub>IN</sub> = 0 V, f = 1.0 MHz	50	pF

This parameter is guaranteed by design but not tested.

# **RECOMMENDED OPERATING CONDITIONS**

Parameter	Symbol	Min	Max	Unit
Supply Voltage	Vcc	4.5	5.5	V
Input High Voltage	VIH	2.0	Vcc + 0.3	V
Input Low Voltage	VIL	-0.3	+0.8	V
Operating Temp. (Mil.)	TA	-55	+125	°C

### **EEPROM TRUTH TABLE**

CS#	OE#	WE#	Mode	Data I/O
Н	Χ	Χ	Standby	High Z
L	L	Н	Read	Data Out
L	Н	L	Write	Data In
X	Н	Χ	Out Disable	High Z/Data Out
Х	Χ	Н	Write	
Х	L	Χ	Inhibit	

### **SRAM TRUTH TABLE**

SCS#	OE#	SWE#	SWE# Mode Data I/O		Power
Н	Χ	Χ	Standby High Z		Standby
L	L	Н	Read	Data Out	Active
L	Н	Н	Read	High Z	Active
L	Χ	L	Write	Write Data In A	

### **DC CHARACTERISTICS**

 $V_{\text{CC}} = 5.0 \text{V, GND} = 0 \text{V, -55}^{\circ}\text{C} \leq T_{\text{A}} \leq +125^{\circ}\text{C}$ 

Parameter		Symbol	Conditions	Min	Max	Unit
Input Leakage Current		Li	Vcc = 5.5, Vin = GND to Vcc		10	μA
Output Leakage Current		ILO	SCS# = Vih, OE# = Vih, Vout = GND to Vcc		10	μA
SRAM Operating Supply Current x 16 Mode		Iccx16	SCS# = VIL, OE# = ECS# = VIH, f = 5MHz, Vcc = 5.5		360	mA
Standby Current		ISB	ECS# = SCS# = V <sub>IH</sub> , OE# = V <sub>IH</sub> , f = 5MHz, V <sub>CC</sub> = 5.5		31.2	mA
SRAM Output Low Voltage	(35 to 45ns)	VoL	$I_{OL} = 8.0 \text{mA}, V_{CC} = 4.5$		0.4	V
SKAW Output Low Voltage	(70ns)	VoL	I <sub>OL</sub> = 2.1mA, V <sub>CC</sub> = 4.5		0.4	V
SDAM Output High Voltage	(35 to 45ns)	Voн	$I_{OH} = -4.0 \text{mA}, V_{CC} = 4.5$	2.4		V
SRAM Output High Voltage	(70ns)	Voн	$I_{OH} = -1 \text{mA}, V_{CC} = 4.5$	2.4		V
EEPROM Operating Supply Current x 16 Mode		Icc1	ECS# = V <sub>IL</sub> , OE# = SCS# = V <sub>IH</sub>		155	mA
EEPROM Output Low Voltage		VoL	$I_{OL} = 2.1 \text{ mA}, V_{CC} = 4.5 \text{V}$		0.45	V
EEPROM Output High Voltage		V <sub>OH1</sub>	$I_{OH} = 400 \mu A, V_{CC} = 4.5 V$	2.4		V

#### NOTES:

The Icc current listed includes both the DC operating current and the frequency dependent component (@ 5 MHz).
 The frequency component typically is less than 2 mA/MHz, with OE at V<sub>IH</sub>.

<sup>2.</sup> DC test conditions:  $V_{IL} = 0.3V$ ,  $V_{IH} = V_{CC} - 0.3V$ 

# **SRAM AC CHARACTERISTICS**

 $V_{CC} = 5.0V$ , GND = 0V, -55°C  $\leq T_A \leq +125$ °C

Parameter	Completed	-35		-45		Heite
Read Cycle	Symbol	Min	Max	Min	Max	Units
Read Cycle Time	trc	35		45		ns
Address Access Time	taa		35		45	ns
Output Hold from Address Change	tон	0		0		ns
Chip Select Access Time	tacs		35		45	ns
Output Enable to Output Valid	toE		20		25	ns
Chip Select to Output in Low Z	tcLZ1	3		3		ns
Output Enable to Output in Low Z	toLZ1	0		0		ns
Chip Disable to Output in High Z	tcHZ1		20		20	ns
Output Disable to Output in High Z	tonz1		20		20	ns

<sup>1.</sup> This parameter is guaranteed by design but not tested.


### **SRAM AC CHARACTERISTICS**

 $V_{CC} = 5.0V$ , GND = 0V,  $-55^{\circ}C \le T_A \le +125^{\circ}C$ 

**************************************							
Parameter	Symbol	-3	-35		-45		
Write Cycle		Min	Max	Min	Max	Units	
Write Cycle Time	twc	35		45		ns	
Chip Select to End of Write	tcw	25		30		ns	
Address Valid to End of Write	taw	25		30		ns	
Data Valid to End of Write	tow	20		25		ns	
Write Pulse Width	twp	25		30		ns	
Address Setup Time	tas	0		0		ns	
Address Hold Time	tah	0		0		ns	
Output Active from End of Write	tow1	4		4		ns	
Write Enable to Output in High Z	twnz1		20		25	ns	
Data Hold Time	tон	0		0		ns	

<sup>1.</sup> This parameter is guaranteed by design but not tested.

# FIGURE 3 - AC TEST CIRCUIT



### **AC TEST CONDITIONS**

Parameter	Тур	Unit
Input Pulse Levels	$V_{IL} = 0$ , $V_{IH} = 3.0$	V
Input Rise and Fall	5	ns
Input and Output Reference Level	1.5	V
Output Timing Reference Level	1.5	V

#### NOTES:

Vz is programmable from -2V to +7V.

IoL & IoH programmable from 0 to 16mA.


Tester Impedance Z0 = 75  $\Omega$ .

Vz is typically the midpoint of VoH and VoL.


IoL & IoH are adjusted to simulate a typical resistive load circuit.

ATE tester includes jig capacitance.


# FIGURE 4 - SRAM READ CYCLES



#### FIGURE 5 - SRAM WRITE CYCLE SWE# CONTROLLED



### FIGURE 6 - SRAM WRITE CYCEL SCS# CONTROLLED



### **EEPROM WRITE**

A write cycle is initiated when OE# is high and a low pulse is on EWE# or ECS# with ECS# or EWE# low. The address is latched on the falling edge of ECS# or EWE# whichever occurs last. The data is latched by the rising edge of ECS# or EWE#, whichever occurs first. A byte write operation will automatically continue to completion.

### WRITE CYCLE TIMING

Figures 7 and 8 show the write cycle timing relationships. A write cycle begins with address application, write enable and chip select. Chip select is accomplished by placing the ECS# line low. Write enable consists of setting the EWE# line low. The write cycle begins when the last of either ECS# or EWE# goes low.

The EWE# line transition from high to low also initiates an internal 150  $\mu$ sec delay timer to permit page mode operation. Each subsequent EWE# transition from high to low that occurs before the completion of the 150  $\mu$ sec time out will restart the timer from zero. The operation of the timer is the same as a retriggerable one-shot.

#### **EEPROM AC WRITE CHARACTERISTICS**

 $V_{CC}$  = 5.0V, GND = 0V, -55°C  $\leq$  TA  $\leq$  +125°C

Write Cycle Parameter	Symbol	Min	Max	Unit
Write Cycle Time, TYP = 6ms	twc		10	ms
Address Set-up Time	tas	0		ns
Write Pulse Width (EWE# or ECS#)	twp	150		ns
Chip Select Set-up Time	tcs	0		ns
Address Hold Time	tан	100		ns
Data Hold Time	tон	10		ns
Chip Select Hold Time	tсsн	0		ns
Data Set-up Time	tos	100		ns
Output Enable Set-up Time	toes	10		ns
Output Enable Hold Time	tоен	10		ns
Write Pulse Width High	twpн	50		ns

FIGURE 7 - EEPROM WRITE WAVEFORMS EWE# CONTROLLED





FIGURE 8 – EEPROM WRITE WAVEFORMS ECS# CONTROLLED



# **EEPROM READ**


The WSE128K16-XXX EEPROM stores data at the memory location determined by the address pins. When ECS# and OE# are low and EWE# is high, this data is present on the outputs. When ECS# and OE# are high, the outputs are in a high impedance state. This two line control prevents bus contention.

### **EEPROM AC READ CHARACTERISTICS**

Vcc = 5.0V, GND = 0V,  $-55^{\circ}C \le T_A \le +125^{\circ}C$ 

Read Cycle Parameter	Symbol	-120		-150		Unit
		Min	Max	Min	Max	Uilit
Read Cycle Time	trc	120		150		ns
Address Access Time	tacc		120		150	ns
Chip Select Access Time	tacs		120		150	ns
Output Hold from Add. Change, OE# or ECS#	tон	0		0		ns
Output Enable to Output Valid	toe	0	50	0	55	ns
Chip Select or OE# to High Z Output	tor		70		70	ns

### FIGURE 9 - EEPROM READ WAVEFORMS



# **EEPROM DATA POLLING**


The WSE128K16-XXX offers a data polling feature for the EEPROM which allows a faster method of writing to the device. Figure 11 shows the timing diagram for this function. During a byte or page write cycle, an attempted read of the last byte written will result in the complement of the written data on D7 (for each chip.) Once the write cycle has been completed, true data is valid on all outputs and the next cycle may begin. Data polling may begin at any time during the write cycle.

### **EEPROM DATA POLLING CHARACTERISTICS**

 $V_{CC} = 5.0V$ , GND = 0V, -55°C  $\leq T_A \leq +125$ °C

Parameter	Symbol	Min	Max	Unit
Data Hold Time	tон	10		ns
OE# Hold Time	tоен	10		ns
OE# To Output Valid	toe		55	ns
Write Recovery Time	twr	0		ns

#### FIGURE 10 - EEPROM DATA POLLING WAVEFORMS



#### **EEPROM PAGE WRITE OPERATION**

The WSE128K16-XXX has a page write operation that allows one to 128 bytes of data to be written into the device and consecutively loads during the internal programming period. Successive bytes may be loaded in the same manner after the first data byte has been loaded. An internal timer begins a time out operation at each write cycle. If another write cycle is completed within 150µs or less, a new time out period begins. Each write cycle restarts the delay period. The write cycles can be continued as long as the interval is less than the time out period.

The usual procedure is to increment the least significant address lines from A0 through A6 at each write cycle. In this manner a page of up to 128 bytes can be loaded in to the EEPROM in a burst mode before beginning the relatively long interval programming cycle.

After the 150 $\mu$ s time out is completed, the EEPROM begins an internal write cycle. During this cycle the entire page of bytes will be written at the same time. The internal programming cycle is the same regardless of the number of bytes accessed.


#### **EEPROM PAGE WRITE CHARACTERISTICS**

 $V_{CC}$  = 5.0V, GND = 0V, -55°C  $\leq$  TA  $\leq$  +125°C

,	,			
Page Mode Write Characteristics Parameter	Symbol	Min	Max	Unit
Write Cycle Time, TYP = 6ms	twc		10	ms
Address Set-up Time	tas	0		ns
Address Hold Time (1)	tан	100		ns
Data Set-up Time	tos	100		ns
Data Hold Time	tон	10		ns
Write Pulse Width	twp	150		ns
Byte Load Cycle Time	tBLC		150	μs
Write Pulse Width High	twph	50		ns

#### NOTE:

#### FIGURE 11 - EEPROM PAGE MODE WRITE WAVEFORMS



<sup>1.</sup> Page address must remain valid for duration of write cycle.


# FIGURE 12 – EEPROM SOFTWARE DATA PROTECTION ENABLE ALGORITHM(1)

LOAD DATA AA TO ADDRESS 5555 LOAD DATA 55 TO ADDRESS 2AAA LOAD DATA A0 WRITES ENABLED(2) TO ADDRESS 5555  $\downarrow$ LOAD DATA XX TO ANY ADDRESS(4)  $\downarrow$ LOAD LAST BYTE ENTER DATA PROTECT STATE TO LAST ADDRESS

#### NOTES:

- Data Format: ED7 ED0 (Hex); Address Format: A16 - A0 (Hex).
- 2. Write Protect state will be activated at end of write even if no other data is loaded.
- 3. Write Protect state will be deactivated at end of write period even if no other data is loaded.
- 4. 1 to 128 bytes of data may be loaded.

#### FIGURE 13 – EEPROM SOFTWARE DATA PROTECTION DISABLE ALGORITHM(1)



### NOTES:

- Data Format: ED7 ED0 (Hex); Address Format: A16 - A0 (Hex).
- Write Protect state will be activated at end of write even if no other data is loaded.
- Write Protect state will be deactivated at end of write period even if no other data is loaded.
- 4. 1 to 128 bytes of data may be loaded.

#### **EEPROM SOFTWARE DATA PROTECTION**

A software write protection feature may be enabled or disabled by the user. When shipped by WEDC, the WSE128K16-XXX has the feature disabled. Write access to the device is unrestricted.

To enable software write protection, the user writes three access code bytes to three special internal locations. Once write protection has been enabled, each write to the EEPROM must use the same three byte write sequence to permit writing. After setting software data protection, any attempt to write to the device without the three-byte command sequence will start the internal write timers. No data will be written to the device, however, for the duration of twc. The write protection feature can be disabled by a six byte write sequence of specific data to specific locations. Power transitions will not reset the software write protection.


Each 128K byte block of the EEPROM has independent write protection. One or more blocks may be enabled and the rest disabled in any combination. The software write protection guards against inadvertent writes during power transitions, or unauthorized modification using a PROM programmer.

### **EEPROM HARDWARE DATA PROTECTION**


These features protect against inadvertent writes to the WSE128K16-XXX. These are included to improve reliability during normal operation:

- a) Vcc power on delay
   As Vcc climbs past 3.8V typical the device will wait 5 msec typical before allowing write cycles.
- b) V<sub>CC</sub> sense
   While below 3.8V typical write cycles are inhibited.
- c) Write inhibiting Holding OE# low and either ECS# or EWE# high inhibits write cycles.
- d) Noise filter
   Pulses of <8ns (typ) on EWE# or ECS# will not initiate a
   write cycle.</p>


# PACKAGE 400 - 66 PIN, PGA TYPE, CERAMIC HEX-IN-LINE PACKAGE, HIP (H1)



# PACKAGE 509 - 68 LEAD, CERAMIC QUAD FLAT PACK, CQFP (G2T)



### **ORDERING INFORMATION**



# **Document Title**

128Kx16 SRAM/EEPROM MODULE

# **Revision History**

Rev#	History	Release Date	Status
Rev 4	Changes (Pg. 1-16)	August 2011	Final
	4.1 Change document layout from White Electronic Designs to Microsemi		
	4.2 Add document Revision History page		
Rev 5	Changes (Pg. 1, 4, 8)	March 2012	Final
	5.1 Remove all references to 70ns (SRAM) and 300ns (EEPROM)s		
Rev 6	Changes (Pg. All) (ECN 10156)	August 2016	Final
	6.1 Change document layout from Microsemi to Mercury Systems		
Rev 7	Changes (Pg. All) (ECN 10957)	October 2018	Final
	7.1 Update data sheet with new Mercury logo		

