

4Mx32 5V NOR FLASH MODULE



WF4M32-XXX5

FEATURES


- Access Times of 100, 120, 150ns
- Packaging:
 - 66 pin, PGA Type, 1.385" square, Hermetic Ceramic HIP (Package 402).
 - 68 lead, Hermetic CQFP (G2T), 22.4mm (0.880") square (Package 509) 4.57mm (0.180") height. Designed to fit JEDEC 68 lead 0.990CQFJ footprint (Fig. 3)
- Sector Architecture
 - 32 equal size sectors of 64KBytes per each 2Mx8 chip
 - Any combination of sectors can be erased. Also supports full chip erase.
- Minimum 100,000 Write/Erase Cycles Minimum
- Organized as 4Mx32
- User configurable as 2x4Mx16 or 4x4Mx8 in HIP.
- Commercial, Industrial, and Military Temperature Ranges

- 5 Volt Read and Write
- Low Power CMOS
- Data# Polling and Toggle Bit feature for detection of program or erase cycle completion.
- Supports reading or programming data to a sector not being erased.
- RESET# pin resets internal state machine to the read mode.
- Built-in Decoupling Caps and Multiple Ground Pins for Low Noise Operation, Separate Power and Ground Planes to improve noise immunity

* This product is subject to change without notice.

Note: For programming information and waveforms refer to Flash Programming 16M5 Application Note AN0038. RY/BY# function and timings don't apply to this device.

FIGURE 1 – PIN CONFIGURATION FOR WF4M32-XH2X5



PIN DESCRIPTION

I/O0-31	Data Inputs/Outputs
A0-21	Address Inputs
WE#	Write Enable
CS1-4#	Chip Select
OE#	Output Enable
Vcc	Power Supply
Vss	Ground
RESET#	Reset

BLOCK DIAGRAM





FIGURE 2 – PIN CONFIGURATION FOR WF4M32-XG2TX5



PIN DESCRIPTION

I/O ₀₋₃₁	Data Inputs/Outputs
A ₀₋₂₁	Address Inputs
WE#	Write Enable
CS _{1-2#}	Chip Select
OE#	Output Enable
V _{CC}	Power Supply
GND	Ground
RESET#	Reset

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Ratings	Unit
Voltage on Any Pin Relative to V _{SS}	V _T	-2.0 to +7.0	V
Storage Temperature	T _{STG}	-65 to +150	°C
Endurance — write/erase cycles (Mil)		100,000 min.	cycles
Data Retention (Mil Temp)		20	years

NOTES:

- Minimum DC voltage on input or I/O pins is -0.5 V. During voltage transitions, inputs may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. See . Maximum DC voltage on output and I/O pins is V_{CC} + 0.5 V. During voltage transitions, outputs may overshoot to V_{CC} + 2.0 V for periods up to 20 ns. See .
- Minimum DC input voltage on A9, OE#, RESET# pins is -0.5V. During voltage transitions, A9, OE#, RESET# pins may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. See Maximum DC input voltage on A9, OE#, and RESET# is 12.5 V which may overshoot to 13.5 V for periods up to 20 ns.

Stresses greater than those listed in this section may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

CAPACITANCET_A = +25°C, V_{IN} = 0V, f = 1.0MHz

Parameter	Symbol	HIP (H2)	CQFP (G2T)
OE# capacitance	C _{OE}	75	75
WE# capacitance	C _{WE}	75	75
CS# capacitance	C _{CS}	20	50
Data I/O capacitance	C _{I/O}	30	30
Address input capacitance	C _{AD}	75	75

This parameter is guaranteed by design but not tested.

RECOMMENDED DC OPERATING CONDITIONS

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.0	–	V _{CC} + 0.5	V
Input Low Voltage	V _{IL}	-0.5	–	+0.8	V
Operating Temperature (Mil)	T _A	-55	–	+125	°C
Operating Temperature (Ind)	T _A	-40	–	+85	°C
Operating Temperature (Com)	T _A	0	–	+70	°C

DC CHARACTERISTICS – CMOS COMPATIBLE

Parameter	Symbol	Conditions	Min	Max	Unit
Input Leakage Current	I _{LI}	V _{CC} = V _{CC} MAX, V _{IN} = GND to V _{CC}		10	μA
Output Leakage Current	I _{LOX32}	V _{CC} = V _{CC} MAX, V _{OUT} = GND to V _{CC}		10	μA
V _{CC} Active Current for Read (1)	I _{CC1}	CS# = V _{IL} , OE# = V _{IH} , f = 5MHz		215	mA
V _{CC} Active Current for Program or Erase (2)	I _{CC2}	CS# = V _{IL} , OE# = V _{IH}		295	mA
V _{CC} Standby Current	I _{CC3}	V _{CC} = V _{CC} MAX, CS# = V _{CC} ± 0.5V, f = 5MHz, RESET# = V _{CC} ± 0.5V		2	mA
Output Low Voltage	V _{OL}	I _{OL} = 12.0 mA, V _{CC} = V _{CC} MIN		0.45	V
Output High Voltage	V _{OH}	I _{OH} = -2.5 mA, V _{CC} = V _{CC} MIN	0.85 x V _{CC}		V
Low V _{CC} Lock-Out Voltage	V _{LKO}		3.2	4.2	V

NOTES:

- The I_{CC} current is typically less than 8mA/MHz, with OE# at V_{IH}.
- I_{CC} active while Embedded Algorithm (program or erase) is in progress.

AC CHARACTERISTICS – WRITE/ERASE/PROGRAM OPERATIONS - WE# CONTROLLED

Parameter	Symbol		-100		-120		-150		Unit
			Min	Max	Min	Max	Min	Max	
Write Cycle Time	t _{AVAV}	t _{WC}	100		120		150		ns
Chip Select Setup Time	t _{ELWL}	t _{CS}	0		0		0		ns
Write Enable Pulse Width	t _{WLWH}	t _{WP}	45		50		50		ns
Address Setup Time	t _{AVWL}	t _{AS}	0		0		0		ns
Data Setup Time	t _{DVWH}	t _{DS}	45		50		50		ns
Data Hold Time	t _{WHDX}	t _{DH}	0		0		0		ns
Address Hold Time	t _{WLAX}	t _{AH}	45		50		50		ns
Write Enable Pulse Width High	t _{WHWL}	t _{WPH}	20		20		20		ns
Duration of Byte Programming Operation (1)	t _{WHWH1}			300		300		300	μs
Sector Erase (2)	t _{WHWH2}			15		15		15	sec
Read Recovery Time before Write	t _{GHWL}		0		0		0		μs
Vcc Setup Time	t _{VCS}		50		50		50		μs
Chip Programming Time				44		44		44	sec
Chip Erase Time (3)				256		256		256	sec
Output Enable Hold Time (4)		t _{OEHL}	10		10		10		ns
RESET# Pulse Width		t _{RP}	500		500		500		ns

NOTES:

1. Typical value for t_{WHWH1} is 7μs.
2. Typical value for t_{WHWH2} is 1sec.
3. Typical value for Chip Erase Time is 32sec.
4. For Toggle and Data Polling.

AC CHARACTERISTICS – READ-ONLY OPERATIONS

Parameter	Symbol		-1000		-120		-150		Unit
			Min	Max	Min	Max	Min	Max	
Read Cycle Time	T _{AVAV}	T _{RC}	100		120		150		ns
Address Access Time	T _{AVQV}	T _{ACC}		100		120		150	ns
Chip Select Access Time	T _{ELQV}	T _{CCE}		100		120		150	ns
Output Enable to Output Valid	T _{GLQV}	T _{OE}		40		50		55	ns
Chip Select High to Output High Z (1)	T _{EHQZ}	T _{DF}		20		30		35	ns
Output Enable High to Output High Z (1)	T _{GHQZ}	T _{DF}		20		30		35	ns
Output Hold from Addresses, CS# or OE# Change, whichever is First	T _{AXQX}	T _{OH}	0		0		0		ns
RESET# Low to Read Mode (1)		T _{READY}		20		20		20	μs

1. Guaranteed by design, not tested.

**AC CHARACTERISTICS FOR G2T PACKAGE – WRITE/ERASE/PROGRAM OPERATIONS,
CS# CONTROLLED**

Parameter	Symbol		-100		-120		-150		Unit
			Min	Max	Min	Max	Min	Max	
Write Cycle Time	t _{AVAV}	t _{WC}	100		120		150		ns
Write Enable Setup Time	t _{WLEL}	t _{WS}	0		0		0		ns
Chip Select Pulse Width	t _{ELEH}	t _{CP}	45		50		50		ns
Address Setup Time	t _{AVEL}	t _{AS}	0		0		0		ns
Data Setup Time	t _{DVEH}	t _{DS}	45		50		50		ns
Data Hold Time	t _{EHDX}	t _{DH}	0		0		0		ns
Address Hold Time	t _{ELAX}	t _{AH}	45		50		50		ns
Chip Select Pulse Width High	t _{EHEL}	t _{CPH}	20		20		20		ns
Duration of Byte Programming Operation (1)	t _{WHWH1}			300		300		300	μs
Sector Erase Time (2)	t _{WHWH2}			15		15		15	sec
Read Recovery Time	t _{GH}		0		0		0		μs
Chip Programming Time				44		44		44	sec
Chip Erase Time (3)				256		256		256	sec
Output Enable Hold Time (4)		t _{OEH}	10		10		10		ns

NOTES:

1. Typical value for t_{WHWH1} is 7μs.
2. Typical value for t_{WHWH2} is 1sec.
3. Typical value for Chip Erase Time is 32sec.
4. For Toggle and Data Polling.

AC CHARACTERISTICS FOR H2 PACKAGE – WRITE/ERASE/PROGRAM OPERATIONS - WE# CONTROLLED

Parameter	Symbol		-100		-120		-150		Unit
			Min	Max	Min	Max	Min	Max	
Write Cycle Time	t _{AVAV}	t _{WC}	100		120		150		ns
Chip Select Setup Time	t _{ELWL}	t _{CS}	0		0		0		ns
Write Enable Pulse Width	t _{WLWH}	t _{WP}	45		50		50		ns
Address Setup Time	t _{AVWL}	t _{AS}	0		0		0		ns
Data Setup Time	t _{DVWH}	t _{DS}	45		50		50		ns
Data Hold Time	t _{WHDX}	t _{DH}	15		15		15		ns
Address Hold Time (1)	t _{WLAX}	t _{AH}	45		50		50		ns
Write Enable Pulse Width High (2)	t _{WHWL}	t _{WPH}	20		20		20		ns
Duration of Byte Programming Operation (3)	t _{WHWH1}			300		300		300	μs
Sector Erase (4)	t _{WHWH2}			15		15		15	sec
Read Recovery Time before Write	t _{GHWL}		0		0		0		μs
V _{CC} Setup Time	t _{VCS}		50		50		50		μs
Chip Programming Time				44		44		44	sec
Chip Erase Time (5)				256		256		256	sec
Output Enable Hold Time (6)		t _{OEHL}	10		10		10		ns
RESET# Pulse Width		t _{RP}	500		500		500		ns

NOTES:

1. A21 must be held constant until WE# or CS# go high, whichever occurs first.
2. Guaranteed by design, but not tested.
3. Typical value for t_{WHWH1} is 7μs.
4. Typical value for t_{WHWH2} is 1sec.
5. Typical value for Chip Erase Time is 32sec.
6. For Toggle and Data Polling.

AC CHARACTERISTICS FOR H2 PACKAGE – READ-ONLY OPERATIONS

Parameter	Symbol		-1000		-120		-150		Unit
			Min	Max	Min	Max	Min	Max	
Read Cycle Time	T _{AVAV}	T _{RC}	100		120		150		ns
Address Access Time	T _{AVQV}	T _{ACC}		100		120		150	ns
Chip Select Access Time	T _{ELQV}	T _{CCE}		100		120		150	ns
Output Enable to Output Valid	T _{GLQV}	T _{OE}		50		50		55	ns
Chip Select High to Output High Z	T _{EHQZ}	T _{DF}		40		45		45	ns
Output Enable High to Output High Z	T _{GHQZ}	T _{DF}		40		45		45	ns
Output Hold from Addresses, CS# or OE# Change, whichever is First	T _{AXQX}	T _{OH}	0		0		0		ns
RESET# Low to Read Mode		T _{READY}		20		20		20	μs


AC CHARACTERISTICS FOR PACKAGE – WRITE/ERASE/PROGRAM OPERATIONS, CS# CONTROLLED

Parameter	Symbol		-100		-120		-150		Unit
			Min	Max	Min	Max	Min	Max	
Write Cycle Time	t_{AVAV}	t_{WC}	100		120		150		ns
Write Enable Setup Time	t_{WLEL}	t_{WS}	0		0		0		ns
Chip Select Pulse Width	t_{ELEH}	t_{CP}	45		50		50		ns
Address Setup Time	t_{AVEL}	t_{AS}	0		0		0		ns
Data Setup Time	t_{DVEH}	t_{DS}	45		50		50		ns
Data Hold Time	t_{EHDX}	t_{DH}	15		15		15		ns
Address Hold Time (1)	t_{ELAX}	t_{AH}	45		50		50		ns
Chip Select Pulse Width High	t_{EHEL}	t_{CPH}	20		20		20		ns
Duration of Byte Programming Operation (2)	t_{WHWH1}			300		300		300	μ s
Sector Erase Time (3)	t_{WHWH2}			15		15		15	sec
Read Recovery Time	t_{GHEL}		0		0		0		μ s
Chip Programming Time				44		44		44	sec
Chip Erase Time (4)				256		256		256	sec
Output Enable Hold Time (5)		t_{OEHL}	10		10		10		ns

NOTES:

1. A21 must be held constant until WE# or CS# go high, whichever occurs first.
2. Typical value for t_{WHWH1} is 7 μ s.
3. Typical value for t_{WHWH2} is 1sec.
4. Typical value for Chip Erase Time is 32sec.
5. For Toggle and Data Polling.

FIGURE 4 – AC TEST CIRCUIT





AC Test Conditions

Parameter	Typ	Unit
Input Pulse Levels	$V_{IL} = 0, V_{IH} = 3.0$	V
Input Rise and Fall	5	ns
Input and Output Reference Level	1.5	V
Output Timing Reference Level	1.5	V

NOTES:




- VZ is programmable from -2V to +7V.
 IOL & IOH programmable from 0 to 16mA.
 Tester Impedance $Z_0 = 75\Omega$.
 VZ is typically the midpoint of VOH and VOL.
 IOL & IOH are adjusted to simulate a typical resistive load circuit.
 ATE tester includes jig capacitance.

PACKAGE 402 – 66 PIN, PGA TYPE, CERAMIC HEX-IN-LINE PACKAGE, HIP (H2)



ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES

PACKAGE 509: 68 LEAD, CERAMIC QUAD FLAT PACK, CQFP (G2T)



The Microsemi 68 lead G2T CQFP fills the same fit and function as the JEDEC 68 lead CQFJ or 68 PLCC. But the G2T has the TCE and lead inspection advantage of the CQFP form.

ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES

ORDERING INFORMATION

W F 4M32 - XXX X X 5 X

MERCURY SYSTEMS _____

NOR FLASH _____

ORGANIZATION, 4M x 32 _____

User configurable as 2x4M x 16 or 4x4M x 8 in HIP package

ACCESS TIME (ns) _____

PACKAGE TYPE: _____

H2 = Ceramic Hex In line Package, HIP (Package 402)

G2T = 22.4mm Ceramic Quad Flat Pack, CQFP (Package 509)

DEVICE GRADE: _____

Q = Military Grade*

M = Military -55°C to +125°C

I = Industrial -40°C to +85°C

C = Commercial 0°C to +70°C

VPP PROGRAMMING VOLTAGE: _____

5 = 5 V

LEAD FINISH: _____

Blank = Gold plated leads

A = Solder dip leads

* This product is processed the same as the 5962-XXXXXHXX product but all test and mechanical requirements are per the Mercury data sheet.

Document Title

4Mx32 5V NOR FLASH MODULE

Revision History

Rev #	History	Release Date	Status
Rev 7	Changes (Pg. 1, 2, 3, 6, 7, 13, 15) 7.1 Remove G4T package option, all references to G4T and "is under development, not qualified or characterized" 7.2 Remove Fig 2: G4T pin configuration 7.3 Remove reference to G4T on page 3 7.4 Remove reference to G4T on page 6 7.5 Remove reference to G4T on page 7 7.6 Remove package 502-G4T package 7.7 Add "Q" = MIL-STD-883 screened 7.8 Remove reference to G4T package	June 2009	Final
Rev 8	Changes (Pg. 1-16) 8.1 Change document layout from White Electronic Designs to Microsemi	May 2011	Final
Rev 9	Changes (Pg. 1, 16) 9.1 Add "NOR" to headline	August 2011	Final
Rev 10	Changes (Pg. 1, 16) 10.1 Update features 10.2 Update <i>Absolute Maximum Ratings, Capacitance, Recommended DC Operating Conditions</i> and <i>DC Characteristics</i> charts 10.3 Delete subtitles from the <i>AC Characteristics</i> charts 10.4 Delete waveforms diagrams 10.5 Update package 402 and 509 diagrams 10.6 Update ordering information chart	June 2012	Final
Rev 11	Change (Pg. 10) 11.1 Changed Device Grade "Q" description from "MIL-STD-883 Compliant" to "MIL-PRF-38534 Class H Compliant."	May 2014	Final
Rev 12	Change (Pg. 10) 12.1 Changed Device Grade "Q" description from "MIL-PRF-38534 Class H Compliant" to "Military Grade."	August 2014	Final
Rev 13	Changes (Pg. All) (ECN 10156) 13.1 Change document layout from Microsemi to Mercury Systems	August 2016	Final