Advancements in microelectronics technology now provide a new approach to overcoming trade-offs between physical size and processing power. By working at the chip level and leveraging new 2.5D system-in-package (SiP) capabilities, designers can combine complex semiconductor dies into a single component while maintaining trust and security. Compared to a monolithic solution, where all functionality occurs on one type of silicon, heterogeneous SiP technology enables each functional block to be individually optimized.
Recommended
Webinar: Solving High-Bandwidth Data Transfer and Memory Access in Data Converter Systems
Using technologies like high-bandwidth memory, high-bit-rate optical interfaces and gigabit serial protocols to address processing and memory demands in modern military systems
1:19Video: Learn about Mercury's industry leading capabilities in 2.5D SiP microelectronics
Bringing trust and supply chain security to the latest commercial semiconductor solutions requires innovation at chip scale. High density 2.5D system-in-package technology solves industry challenges.
Article: Redefining Sensor Edge Processing
Heterogeneous 2.5D system-in-package (SiP) technology is proving to be an excellent match for sensor-edge processing requirements, integrating high-performance chiplets to support direct digitization.
Webinar: Accelerating Defense Microelectronics Through Our Digital Transformation
In this webinar, we discuss four decades of innovative 2D and 2.5D microelectronics packaging and integration, then review the latest trends in microelectronics.
Enabling a Trusted Domestic Microelectronics Ecosystem
Mercury Systems is a next-generation defense electronics company making commercial technologies profoundly more accessible to aerospace and defense. Watch the interactive virtual conversation with...
Webinar: Technology advancements in data storage and system interfaces for high-speed data recording
Use the latest technology that allow real-time recording systems to keep up with the ever-increasing speed requirements of wide-bandwidth data capture in modern military systems.
Delivering RF signal processing solutions to the edge with MOSA
Today's pace of technology development means the traditional approach of custom-designed modules and subsystems is too slow, but Modular Open System Architecture (MOSA) approaches can deliver on...
White Paper: Designer's Journey: Navigating the Transition to Versal ACAP
Optimized to solve the most advanced radar, cognitive EW and AI challenges, learn how Mercury ’s ACAP-engineer-to-engineer designer’s journey is intended to assist other development teams.
White Paper: A Generational Leap in Edge Computing with the Versal ACAP
SWaP-optimized and ruggedized for operation in harsh environments, learn how Mercury ’s ACAP-based solutions will bring new levels of application capability to the tactical edge.
Webinar: The Future of Military Radar Online Panel
Online panel discussions regarding the future of radar in the defense community.
White Paper: COTS Software Defined Radio for 5G Development
COTS Software Defined Radio for 5G Development
White Paper: Strategies for Deploying Xilinx’s Zynq UltraScale+ RFSoC
Xilinx's new RFSoC brings a powerful and unique solution for addressing some of the most demanding requirements of high bandwidth and high channel count systems.
White Paper: Development Tactics & Techniques For Small Form Factor RF Signal Recorders
Development Tactics and Techniques for Small Form Factor RF Signal Recorders
Delivering high-quality and highly reliable memory products through industry partnerships
Memory solutions matter for mission-critical applications. High-quality, high-reliability and ruggedness are key for aerospace and defense industry applications. Hear how Mercury and Micron...
Product Guide: Microelectronics Memory Quick Reference
Explore our portfolio of rugged, high-density DDR, SSRAM and NOR Flash memory products with our quick reference guide detailing the size, organization, data rate and more.
Webinar: Overcoming Memory Design Challenges in High-Performance Edge Computing
In this webinar, discover how to address memory design challenges at the sensor edge with modern packaging techniques that help avoid system performance limitations and other development imperatives.
To handle extreme workload, system architects must design boards using the fastest FPGA devices & Intel multicore processors. These devices cannot provide peak performance with high-speed DDR4 memory.
Assured Signal Integrity in stacked, high-speed DDR4 and DDR5 memory
Edge processing architectures in today’s autonomous and AI military systems, process an ever growing amount of sensor data. Many of these systems or devices used for edge processing applications...
Don’t believe what they say… Size DOES matter!
Don’t believe what they say…Size DOES Matter! In this case the smaller the better – especially in the constrained spaces of an aircraft cockpit or an unmanned vehicle where every inch is precious...
White Paper: Understanding Broadband Electrical Behavior of Through-Silicon-Via (TSV)
At the epicenter of modern 3D and 2.5D package design is through-silicon-via (TSV) technology. TSVs facilitate the vertical integration of multiple die.